

Automotive Asynchronous NAND Flash Memory

MT29F8G08ABABAWP-AATX:B

Features

- Open NAND Flash Interface (ONFI) 2.1-compliant¹
- Single-level cell (SLC) technology
- Organization
 - Page size x8: 4320 bytes (4096 + 224 bytes)
 - Block size: 128 pages (512K +28 K bytes)
 - Plane size: 2 planes x 1024 blocks per plane
- Device size: 8Gb: 2048 blocks
- · Asynchronous I/O performance
 - Up to asynchronous timing mode 4
- ^tRC/^tWC: 25ns (MIN)
- Array performance
 - Read page: 25µs (MAX)
 - Program page: 230µs (TYP)
- Erase block: 700µs (TYP)
- Operating Voltage Range
 - V_{CC}: 2.7-3.6V
 - V_{CCO}: 2.7–3.6V
- Command set: ONFI NAND Flash Protocol
- Advanced Command Set
 - Program cache
 - Read cache sequential
 - Read cache random
 - One-time programmable (OTP) mode
 - Multi-plane commands
 - Multi-LUN operations
 - Read unique ID
 - Copyback
- · First block (block address 00h) is valid when shipped from factory. For minimum required ECC, see Error Management (page 80).
- · RESET (FFh) required as first command after power-on
- Alternate method of device initialization (Nand Init) after power up (contact factory)

- Operation status byte provides software method for detecting
 - **Operation completion**
 - Pass/fail condition
 - Write-protect status
- Copyback operations supported within the plane from which data is read
- · Quality and reliability
- Data retention: 10 years
- Endurance: 100,000 PROGRAM/ERASE cycles
- Operating temperature:
 - Automotive (AAT): –40°C to +105°C
- Package
 - 48-pin TSOP
 - 1. The ONFI 2.1 specification is available at Note: www.onfi.org.


PDF: 09005aef85e656c8 m61a_automotive_105C_async_nand.pdf - Rev. B 06/15 EN




Part Numbering Information

Micron NAND Flash devices are available in different configurations and densities. Verify valid part numbers by using Micron's part catalog search at www.micron.com. To compare features and specifications by device type, visit www.micron.com/products. Contact the factory for devices not found.

Figure 1: Part Numbering





1



Contents

General Description	
Signal Descriptions and Assignments	8
Signal Assignments	9
Package Dimensions	10
Architecture	
Device and Array Organization	12
Bus Operation – Asynchronous Interface	
Asynchronous Enable/Standby	14
Asynchronous Bus Idle	
Asynchronous Pausing Data Input/Output	15
Asynchronous Commands	15
Asynchronous Addresses	16
Asynchronous Data Input	. 17
Asynchronous Data Output	18
Write Protect	. 19
Ready/Busy#	. 19
Device Initialization	23
Command Definitions	25
Reset Operations	. 27
RESET (FFh)	
Identification Operations	28
READ ID (90h)	28
READ ID Parameter Tables	
Configuration Operations	30
SET FEATURES (EFh)	. 30
GET FEATURES (EEh)	31
READ PARAMETER PAGE (ECh)	35
Parameter Page Data Structure Tables	
READ UNIQUE ID (EDh)	41
Status Operations	
READ STATUS (70h)	43
READ STATUS ENHANCED (78h)	44
Column Address Operations	45
CHANGE READ COLUMN (05h-E0h)	45
CHANGE READ COLUMN ENHANCED (06h-E0h)	46
CHANGE WRITE COLUMN (85h)	47
CHANGE ROW ADDRESS (85h)	48
Read Operations	50
READ MODE (00h)	
READ PAGE (00h-30h)	
READ PAGE CACHE SEQUENTIAL (31h)	54
READ PAGE CACHE RANDOM (00h-31h)	55
READ PAGE CACHE LAST (3Fh)	57
READ PAGE MULTI-PLANE (00h-32h)	58
Program Operations	60
PROGRAM PAGE (80h-10h)	
PROGRAM PAGE CACHE (80h-15h)	62
PROGRAM PAGE MULTI-PLANE (80h-11h)	64
Erase Operations	
ERASE BLOCK (60h-D0h)	66



ERASE BLOCK MULTI-PLANE (60h-D1h)	
Copyback Operations	68
COPYBACK READ (00h-35h)	
COPYBACK PROGRAM (85h–10h)	70
COPYBACK READ MULTI-PLANE (00h-32h)	70
COPYBACK PROGRAM MULTI-PLANE (85h-11h)	71
One-Time Programmable (OTP) Operations	72
PROGRAM OTP PAGE (80h-10h)	73
PROTECT OTP AREA (80h-10h)	74
READ OTP PAGE (00h-30h)	75
Output Slew Rate	76
Multi-Plane Operations	77
Multi-Plane Addressing	77
Interleaved Die (Multi-LUN) Operations	
Error Management	
Output Drive Impedance	
AC Overshoot/Undershoot Specifications	
Electrical Specifications	84
Electrical Specifications – DC Characteristics and Operating Conditions (Asynchronous)	85
Electrical Specifications – DC Characteristics and Operating Conditions (V _{CCO})	86
Electrical Specifications - AC Characteristics and Operating Conditions (Asynchronous)	
Electrical Specifications – Array Characteristics	
Asynchronous Interface Timing Diagrams	
Revision History	
Rev. B – 6/15	
Rev. A – 3/15	101



List of Tables



List of Figures

Figure 1: 1	Part Numbering	. 2
Figure 2:	48-Pin TSOP Type 1 (Top View)	. 9
Figure 3: 4	48-Pin TSOP – Type 1 CPL (Package Code: WP)	10
Figure 4:	NAND Flash Die (LUN) Functional Block Diagram	11
Figure 5:	Device Organization for Single-Die Package (TSOP/BGA)	12
Figure 6:	Array Organization per Logical Unit (LUN)	13
Figure 7: A	Asynchronous Command Latch Cycle	15
	Asynchronous Address Latch Cycle	
	Asynchronous Data Input Cycles	
	Asynchronous Data Output Cycles	
	Asynchronous Data Output Cycles (EDO Mode)	
	READ/BUSY# Open Drain	
	^t Fall and ^t Rise ($V_{CCO} = 2.7-3.6V$)	
Figure 14:	IOL vs Rp ($V_{CCQ} = 2.7-3.6V$)	21
	TC vs Rp	
	R/B# Power-On Behavior	
	RESET (FFh) Operation	
	READ ID (90h) with 00h Address Operation	
	READ ID (90h) with 20h Address Operation	
	SET FEATURES (EFh) Operation	
	GET FEATURES (EEh) Operation	
	READ PARAMETER (ECh) Operation	
	READ UNIQUE ID (EDh) Operation	
	READ STATUS (70h) Operation	
	READ STATUS ENHANCED (78h) Operation	
	CHANGE READ COLUMN (05h-E0h) Operation	
	CHANGE READ COLUMN ENHANCED (06h-E0h) Operation	
	CHANGE WRITE COLUMN (85h) Operation	
	CHANGE ROW ADDRESS (85h) Operation	
	READ PAGE (00h-30h) Operation	
	READ PAGE CACHE SEQUENTIAL (31h) Operation	
	READ PAGE CACHE RANDOM (00h-31h) Operation	
	READ PAGE CACHE LAST (3Fh) Operation	
	READ PAGE MULTI-PLANE (00h-32h) Operation	
	PROGRAM PAGE (80h-10h) Operation	
	PROGRAM PAGE CACHE (80h–15h) Operation (Start)	
	PROGRAM PAGE CACHE (80h–15h) Operation (End)	
	PROGRAM PAGE MULTI-PLANE (80h–11h) Operation	
	ERASE BLOCK (60h-D0h) Operation	
	ERASE BLOCK MULTI-PLANE (60h–D1h) Operation	
	COPYBACK READ (00h-35h) Operation	
	COPYBACK READ (00h–35h) with CHANGE READ COLUMN (05h–E0h) Operation	
	COPYBACK PROGRAM (85h–10h) Operation	
	COPYBACK PROGRAM (85h-10h) with CHANGE WRITE COLUMN (85h) Operation	
	COPYBACK PROGRAM MULTI-PLANE (85h-11h) Operation	
	PROGRAM OTP PAGE (80h-10h) Operation	
	PROGRAM OTP PAGE (80h-10h) with CHANGE WRITE COLUMN (85h) Operation	
	PROTECT OTP AREA (80h-10h) Operation	
	READ OTP PAGE (00h-30h) Operation	
	Overshoot	
1 iguit JU.	U10101000	00



Figure 51:	Undershoot	83
Figure 52:	RESET Operation	90
Figure 53:	READ STATUS Cycle	90
Figure 54:	READ STATUS ENHANCED Cycle	91
Figure 55:	READ PARAMETER PAGE	92
Figure 56:	READ PAGE	92
Figure 57:	READ PAGE Operation with CE# "Don't Care"	93
Figure 58:	CHANGE READ COLUMN	94
Figure 59:	READ PAGE CACHE SEQUENTIAL	95
Figure 60:	READ PAGE CACHE RANDOM	96
Figure 61:	READ ID Operation	97
Figure 62:	PROGRAM PAGE Operation	97
Figure 63:	PROGRAM PAGE Operation with CE# "Don't Care"	98
Figure 64:	PROGRAM PAGE Operation with CHANGE WRITE COLUMN	98
Figure 65:	PROGRAM PAGE CACHE	99
Figure 66:	PROGRAM PAGE CACHE Ending on 15h	99
Figure 67:	СОРУВАСК 1	00
Figure 68:	ERASE BLOCK Operation 1	00



General Description

Micron NAND Flash devices include an asynchronous data interface for high-performance I/O operations. These devices use a highly multiplexed 8-bit bus (DQx) to transfer commands, address, and data. There are five control signals used to implement the asynchronous data interface: CE#, CLE, ALE, WE#, and RE#. Additional signals control hardware write protection (WP#) and monitor device status (R/B#).

This hardware interface creates a low pin-count device with a standard pinout that remains the same from one density to another, enabling future upgrades to higher densities with no board redesign.

A target is the unit of memory accessed by a chip enable signal. A target contains one or more NAND Flash die. A NAND Flash die is the minimum unit that can independently execute commands and report status. A NAND Flash die, in the ONFI specification, is referred to as a logical unit (LUN). For further details, see Device and Array Organization.

Signal Descriptions and Assignments

Signal ¹	Туре	Description ²
ALE	Input	Address latch enable: Loads an address from I/O[7:0] into the address register.
CE#	Input	Chip enable: Enables or disables one or more die (LUNs) in a target.
CLE	Input	Command latch enable: Loads a command from I/O[7:0] into the command register.
RE#	Input	Read enable: Transfers serial data from the NAND Flash to the host system.
WE#	Input	Write enable: Transfers commands, addresses, and serial data from the host system to the NAND Flash.
WP#	Input	Write protect: Enables or disables array PROGRAM and ERASE operations.
LOCK	Input	Lock: Enables the BLOCK LOCK function when LOCK is HIGH during power up. To disable BLOCK LOCK, connect LOCK to V _{SS} during power up or leave it disconnected (internal pull-down).
I/O[7:0] (x8) I/O[15:0] (x16)	I/O	Data inputs/outputs: The bidirectional I/Os transfer address, data, and command information.
R/B#	Output	Ready/busy: An open-drain, active-low output that requires an external pull-up resistor. This signal indicates target array activity.
V _{cc}	Supply	V _{CC} : Core power supply
V _{SS}	Supply	V _{SS} : Core ground connection
NC	-	No connect: NCs are not internally connected. They can be driven or left unconnected.
DNU	-	Do not use: DNUs must be left unconnected.

Table 1: Asynchronous Signal Definitions

Notes: 1. See Device and Array Organization for detailed signal connections.


2. See Asynchronous Interface Bus Operation for detailed asynchronous interface signal descriptions.



8Gb Automotive Asynchronous NAND Flash Memory Signal Assignments

Signal Assignments

Figure 2: 48-Pin TSOP Type 1 (Top View)



Notes: 1. CE2# and R/B2# on are not available and are treated as NC.


- 2. These V_{CC} and V_{SS} pins are for compatibility with ONFI 2.1. If not supplying V_{CC} or V_{SS} to these pins, do not use them.
- 3. TSOP devices do not support the synchronous interface.



8Gb Automotive Asynchronous NAND Flash Memory Package Dimensions

Package Dimensions

Figure 3: 48-Pin TSOP – Type 1 CPL (Package Code: WP)



Note: 1. All dimensions are in millimeters.



Architecture

These devices use NAND Flash electrical and command interfaces. Data, commands, and addresses are multiplexed onto the same pins and received by I/O control circuits. The commands received at the I/O control circuits are latched by a command register and are transferred to control logic circuits for generating internal signals to control device operations. The addresses are latched by an address register and sent to a row decoder to select a row address, or to a column decoder to select a column address.

Data is transferred to or from the NAND Flash memory array, byte by byte, through a data register and a cache register.

The NAND Flash memory array is programmed and read using page-based operations and is erased using block-based operations. During normal page operations, the data and cache registers act as a single register. During cache operations, the data and cache registers operate independently to increase data throughput.

The status register reports the status of die (LUN) operations.





Figure 4: NAND Flash Die (LUN) Functional Block Diagram

Notes: 1. N/A: This signal is tri-stated when the asynchronous interface is active.
 2. Some devices do not include the synchronous interface.



Device and Array Organization

Figure 5: Device Organization for Single-Die Package (TSOP/BGA)



Note: 1. TSOP devices do not support the synchronous interface.



8Gb Automotive Asynchronous NAND Flash Memory Device and Array Organization

Figure 6: Array Organization per Logical Unit (LUN)




Table 2: Array Addressing for Logical Unit (LUN)

Cycle	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
First	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0 ²
Second	LOW	LOW	LOW	CA12 ³	CA11	CA10	CA9	CA8
Third	BA7 ⁴	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
Fifth	LOW	LOW	LOW	LOW	LOW	LA0 ⁵	BA17	BA16

Notes: 1. CAx = column address, PAx = page address, BAx = block address, LAx = LUN address; the page address, block address, and LUN address are collectively called the row address.

- 2. When using the synchronous interface, CA0 is forced to 0 internally; one data cycle always returns one even byte and one odd byte.
- 3. Column addresses 4320 (10E0h) through 8191 (1FFFh) are invalid, out of bounds, do not exist in the device, and cannot be addressed.
- 4. BA[7] is the plane-select bit: Plane 0: BA[7] = 0
 - Plane 1: BA[7] = 1
- 5. LA0 is the LUN-select bit. It is present only when two LUNs are shared on the target; otherwise, it should be held LOW.
 - LUN 0: LA0 = 0

LUN 1: LA0 = 1



Bus Operation – Asynchronous Interface

The asynchronous interface is active when the NAND Flash device powers on. The I/O bus, DQ[7:0], is multiplexed sharing data I/O, addresses, and commands. The DQS signal, if present, is tri-stated when the asynchronous interface is active.

Asynchronous interface bus modes are summarized below.

Mode	CE#	CLE	ALE	WE#	RE#	DQS	DQx	WP#	Notes
Standby	н	X	X	X	Х	Х	X	0V/V _{CCQ} ²	2
Bus idle	L	X	X	н	н	Х	X	Х	
Command input	L	н	L		Н	Х	input	Н	
Address input	L	L	н		Н	Х	input	Н	
Data input	L	L	L		Н	Х	input	Н	
Data output	L	L	L	н	₹	Х	output	Х	
Write protect	Х	Х	Х	Х	Х	Х	Х	L	

Table 3: Asynchronous Interface Mode Selection

Notes: 1. DQS is tri-stated when the asynchronous interface is active.

2. WP# should be biased to CMOS LOW or HIGH for standby.

3. Mode selection settings for this table: H = Logic level HIGH; L = Logic level LOW; X = V_{IH} or V_{IL} .

Asynchronous Enable/Standby

A chip enable (CE#) signal is used to enable or disable a target. When CE# is driven LOW, all of the signals for that target are enabled. With CE# LOW, the target can accept commands, addresses, and data I/O. There may be more than one target in a NAND Flash package. Each target is controlled by its own chip enable; the first target (Target 0) is controlled by CE#; the second target (if present) is controlled by CE2#, etc.

A target is disabled when CE# is driven HIGH, even when the target is busy. When disabled, all of the target's signals are disabled except CE#, WP#, and R/B#. This functionality is also known as CE# "Don't Care." While the target is disabled, other devices can utilize the disabled NAND signals that are shared with the NAND Flash.

A target enters low-power standby when it is disabled and is not busy. If the target is busy when it is disabled, the target enters standby after all of the die (LUNs) complete their operations. Standby helps reduce power consumption.

Asynchronous Bus Idle

A target's bus is idle when CE# is LOW, WE# is HIGH, and RE# is HIGH.

During bus idle, all of the signals are enabled except DQS, which is not used when the asynchronous interface is active. No commands, addresses, and data are latched into the target; no data is output.



Asynchronous Pausing Data Input/Output


Pausing data input or data output is done by keeping WE# or RE# HIGH, respectively.

Asynchronous Commands

An asynchronous command is written from DQ[7:0] to the command register on the rising edge of WE# when CE# is LOW, ALE is LOW, CLE is HIGH, and RE# is HIGH.

Commands are typically ignored by die (LUNs) that are busy (RDY = 0); however, some commands, including READ STATUS (70h) and READ STATUS ENHANCED (78h), are accepted by die (LUNs) even when they are busy.

Figure 7: Asynchronous Command Latch Cycle






Asynchronous Addresses

An asynchronous address is written from DQ[7:0] to the address register on the rising edge of WE# when CE# is LOW, ALE is HIGH, CLE is LOW, and RE# is HIGH.

Bits that are not part of the address space must be LOW (see Device and Array Organization). The number of cycles required for each command varies. Refer to the command descriptions to determine addressing requirements (see Command Definitions).

Addresses are typically ignored by die (LUNs) that are busy (RDY = 0); however, some addresses are accepted by die (LUNs) even when they are busy; for example, address cycles that follow the READ STATUS ENHANCED (78h) command.

Figure 8: Asynchronous Address Latch Cycle






Asynchronous Data Input

Data is written from DQ[7:0] to the cache register of the selected die (LUN) on the rising edge of WE# when CE# is LOW, ALE is LOW, CLE is LOW, and RE# is HIGH.

Data input is ignored by die (LUNs) that are not selected or are busy (RDY = 0).







Asynchronous Data Output

Data can be output from a die (LUN) if it is in a READY state. Data output is supported following a READ operation from the NAND Flash array. Data is output from the cache register of the selected die (LUN) to DQ[7:0] on the falling edge of RE# when CE# is LOW, ALE is LOW, CLE is LOW, and WE# is HIGH.

If the host controller is using a ^tRC of 30ns or greater, the host can latch the data on the rising edge of RE# (see Figure 10 for proper timing). If the host controller is using a ^tRC of less than 30ns, the host can latch the data on the next falling edge of RE# (see Figure 11 (page 19) for extended data output (EDO) timing).

Using the READ STATUS ENHANCED (78h) command prevents data contention following an interleaved die (multi-LUN) operation. After issuing the READ STATUS EN-HANCED (78h) command, to enable data output, issue the READ MODE (00h) command.

Data output requests are typically ignored by a die (LUN) that is busy (RDY = 0); however, it is possible to output data from the status register even when a die (LUN) is busy by first issuing the READ STATUS (70h) or READ STATUS ENHANCED (78h) command.





Figure 10: Asynchronous Data Output Cycles



Figure 11: Asynchronous Data Output Cycles (EDO Mode)



Write Protect

The write protect# (WP#) signal enables or disables PROGRAM and ERASE operations to a target. When WP# is LOW, PROGRAM and ERASE operations are disabled. When WP# is HIGH, PROGRAM and ERASE operations are enabled.

It is recommended that the host drive WP# LOW during power-on until V_{CC} and V_{CCQ} are stable to prevent inadvertent PROGRAM and ERASE operations (see Device Initialization for additional details).

WP# must be transitioned only when the target is not busy and prior to beginning a command sequence. After a command sequence is complete and the target is ready, WP# can be transitioned. After WP# is transitioned, the host must wait ^tWW before issuing a new command.

The WP# signal is always an active input, even when CE# is HIGH. This signal should not be multiplexed with other signals.

Ready/Busy#

The ready/busy# (R/B#) signal provides a hardware method of indicating whether a target is ready or busy. A target is busy when one or more of its die (LUNs) are busy (RDY = 0). A target is ready when all of its die (LUNs) are ready (RDY = 1). Because each die (LUN) contains a status register, it is possible to determine the independent status of each die (LUN) by polling its status register instead of using the R/B# signal (see Status Operations for details regarding die (LUN) status).

This signal requires a pull-up resistor, Rp, for proper operation. R/B# is HIGH when the target is ready, and transitions LOW when the target is busy. The signal's open-drain driver enables multiple R/B# outputs to be OR-tied. Typically, R/B# is connected to an interrupt pin on the system controller (see Figure 12 (page 20)).



The combination of Rp and capacitive loading of the R/B# circuit determines the rise time of the R/B# signal. The actual value used for Rp depends on the system timing requirements. Large values of Rp cause R/B# to be delayed significantly. Between the 10-to 90-percent points on the R/B# waveform, the rise time is approximately two time constants (TC).

 $TC = R \times C$

Where R = Rp (resistance of pull-up resistor), and C = total capacitive load.

The fall time of the R/B# signal is determined mainly by the output impedance of the R/B# signal and the total load capacitance. Approximate Rp values using a circuit load of 100pF are provided in Figure 15 (page 22).

The minimum value for Rp is determined by the output drive capability of the R/B# signal, the output voltage swing, and V_{CCQ} .

$$Rp = \frac{Vcc (MAX) - Vol (MAX)}{IOL + \Sigma iI}$$

Where Σ is the sum of the input currents of all devices tied to the R/B# pin.

Figure 12: READ/BUSY# Open Drain







Figure 13: ^tFall and ^tRise (V_{CCQ} = 2.7-3.6V)



- Notes: 1. ^tFALL is $V_{OH(DC)}$ to $V_{OL(AC)}$ and ^tRISE is $V_{OL(DC)}$ to $V_{OH(AC)}$.
 - 2. ^tRise dependent on external capacitance and resistive loading and output transistor impedance.
 - 3. ^tRise primarily dependent on external pull-up resistor and external capacitive loading.
 - 4. ^tFall = 10ns at 3.3V
 - 5. See TC values in Figure 15 (page 22) for approximate Rp value and TC.

Figure 14: IOL vs Rp (V_{CCQ} = 2.7-3.6V)







Figure 15: TC vs Rp





Device Initialization

Some NAND Flash devices do not support V_{CCQ} . For these devices all references to V_{CCQ} are replaced with V_{CC} .

Micron NAND Flash devices are designed to prevent data corruption during power transitions. V_{CC} is internally monitored. (The WP# signal supports additional hardware protection during power transitions.) When ramping V_{CC} and V_{CCQ} , use the following procedure to initialize the device:

- 1. Ramp V_{CC} .
- 2. Ramp V_{CCQ} . V_{CCQ} must not exceed V_{CC} .
- 3. The host must wait for R/B# to be valid and HIGH before issuing RESET (FFh) to any target (see Figure 16). The R/B# signal becomes valid when 50µs has elapsed since the beginning the V_{CC} ramp, and 10µs has elapsed since V_{CCQ} reaches V_{CCQ} (MIN) and V_{CC} reaches V_{CC} (MIN).
- 4. If not monitoring R/B#, the host must wait at least 100µs after V_{CCQ} reaches V_{CCQ} (MIN) and V_{CC} reaches V_{CC} (MIN). If monitoring R/B#, the host must wait until R/B# is HIGH.
- 5. The asynchronous interface is active by default for each target. Each LUN draws less than an average of I_{ST} measured over intervals of 1ms until the RESET (FFh) command is issued.
- 6. The RESET (FFh) command must be the first command issued to all targets (CE#s) after the NAND Flash device is powered on. Each target will be busy for ^tPOR after a RESET command is issued. The RESET busy time can be monitored by polling R/B# or issuing the READ STATUS (70h) command to poll the status register.
- 7. The device is now initialized and ready for normal operation.

At power-down, $V_{\rm CCQ}$ must go LOW, either before, or simultaneously with, $V_{\rm CC}$ going LOW.




Figure 16: R/B# Power-On Behavior

Note: 1. Disregard V_{CCQ} for devices that use only V_{CC}.

To initialize a discovered target, the following steps shall be taken. The initialization process should be followed for each connected CE# signal, including performing the READ PARAMETER PAGE (ECh) command for each target. Each chip enable corre-



8Gb Automotive Asynchronous NAND Flash Memory Device Initialization

sponds to a unique target with its own independent properties that the host shall observe and subsequently use.

The host should issue the READ PARAMETET PAGE (ECh) command. This command returns information that includes the capabilities, features, and operating parameters of the device. When the information is read from the device, the host shall check the CRC to ensure that the data was received correctly and without error prior to taking action on that data.

If the CRC of the first parameter page read is not valid, the host should read redundant parameter page copies. The host can determine whether a redundant parameter page is present or not by checking if the first four bytes contain at least two bytes of the parameter page signature. If the parameter page signature is present, then the host should read the entirety of that redundant parameter page. The host should then check the CRC of that redundant parameter page. If the CRC is correct, the host may take action based on the contents of that redundant parameter page. If the CRC is incorrect, then the host should attempt to read the next redundant parameter page by the same procedure.

The host should continue reading redundant parameter pages until the host is able to accurately reconstruct the parameter page contents. The host may use bit-wise majority or other ECC techniques to recover the contents of the parameter page from the parameter page copies present. When the host determines that a parameter page signature is not present, then all parameter pages have been read.

After successfully retrieving the parameter page, the host has all information necessary to successfully communicate with that target. If the host has not previously mapped defective block information for this target, the host should next map out all defective blocks in the target. The host may then proceed to utilize the target, including erase and program operations.



8Gb Automotive Asynchronous NAND Flash Memory Command Definitions

Command Definitions

Table 4: Command Set

Command	Command Cycle #1	Number of Valid Address Cycles	Data Input Cycles	Command Cycle #2	Valid While Selected LUN is Busy ¹	Valid While Other LUNs are Busy ²	Notes
Reset Operations							
RESET	FFh	0	-	-	Yes	Yes	
Identification Operatio	ns						
READ ID	90h	1	_	_			3
READ PARAMETER PAGE	ECh	1	-	-			
READ UNIQUE ID	EDh	1	-	-			
Configuration Operatio	ons						
GET FEATURES	EEh	1	_	_			3
SET FEATURES	EFh	1	4	_			4
Status Operations			•				
READ STATUS	70h	0	_	_	Yes		
READ STATUS EN- HANCED	78h	3	-	-	Yes	Yes	
Column Address Opera	tions			1			
CHANGE READ COLUMN	05h	2	-	E0h		Yes	
CHANGE READ COLUMN ENHANCED	06h	5	-	E0h		Yes	
CHANGE WRITE COL- UMN	85h	2	Optional	-		Yes	
CHANGE ROW ADDRESS	85h	5	Optional	-		Yes	5
Read Operations							
READ MODE	00h	0	-	_		Yes	
READ PAGE	00h	5	-	30h		Yes	6
READ PAGE MULTI- PLANE	00h	5	-	32h		Yes	
READ PAGE CACHE SEQUENTIAL	31h	0	-	-		Yes	7
READ PAGE CACHE RANDOM	00h	5	-	31h		Yes	6,7
READ PAGE CACHE LAST	3Fh	0	_	-		Yes	7
Program Operations	· · · · · · · · · · · · · · · · · · ·						1
PROGRAM PAGE	80h	5	Yes	10h		Yes	
PROGRAM PAGE MULTI-PLANE	80h	5	Yes	11h		Yes	
PROGRAM PAGE CACHE	80h	5	Yes	15h		Yes	8
Erase Operations	· · · · · · · · · · · · · · · · · · ·						



Table 4: Command Set (Continued)

Command	Command Cycle #1	Number of Valid Address Cycles	Data Input Cycles	Command Cycle #2	Valid While Selected LUN is Busy ¹	Valid While Other LUNs are Busy ²	Notes
ERASE BLOCK	60h	3	-	D0h		Yes	
ERASE BLOCK MULTI-PLANE	60h	3	-	D1h		Yes	
Copyback Operations							
COPYBACK READ	00h	5	_	35h		Yes	6
COPYBACK PROGRAM	85h	5	Optional	10h		Yes	
COPYBACK PROGRAM MULTI-PLANE	85h	5	Optional	11h		Yes	

Notes: 1. Busy means RDY = 0.

- 2. These commands can be used for interleaved die (multi-LUN) operations (see Interleaved Die (Multi-LUN) Operations (page 78)).
- 3. The READ ID (90h) and GET FEATURES (EEh) output identical data on rising and falling DQS edges.
- 4. The SET FEATURES (EFh) command requires data transition prior to the rising edge of CLK, with identical data for the rising and falling edges.
- 5. Command cycle #2 of 11h is conditional. See CHANGE ROW ADDRESS (85h) (page 48) for more details.
- 6. This command can be preceded by up to one READ PAGE MULTI-PLANE (00h-32h) command to accommodate a maximum simultaneous two-plane array operation.
- Issuing a READ PAGE CACHE-series (31h, 00h-31h, 00h-32h, 3Fh) command when the array is busy (RDY = 1, ARDY = 0) is supported if the previous command was a READ PAGE (00h-30h) or READ PAGE CACHE-series command; otherwise, it is prohibited.
- Issuing a PROGRAM PAGE CACHE (80h-15h) command when the array is busy (RDY = 1, ARDY = 0) is supported if the previous command was a PROGRAM PAGE CACHE (80h-15h) command; otherwise, it is prohibited.



8Gb Automotive Asynchronous NAND Flash Memory Reset Operations

Reset Operations

RESET (FFh)

The RESET (FFh) command is used to put a target into a known condition and to abort command sequences in progress. This command is accepted by all die (LUNs), even when they are busy.


When FFh is written to the command register, the target goes busy for ^tRST. During ^tRST, the selected target (CE#) discontinues all array operations on all die (LUNs). All pending single- and multi-plane operations are cancelled. If this command is issued while a PROGRAM or ERASE operation is occurring on one or more die (LUNs), the data may be partially programmed or erased and is invalid. The command register is cleared and ready for the next command. The data register and cache register contents are invalid.

RESET must be issued as the first command to each target following power-up (see Device Initialization (page 23)). Use of the READ STATUS ENHANCED (78h) command is prohibited during the power-on RESET. To determine when the target is ready, use READ STATUS (70h).

The RESET (FFh) command can be issued asynchronously when the synchronous interface is active, meaning that CLK does not need to be continuously running when CE# is transitioned LOW and FFh is latched on the rising edge of CLK. After this command is latched, the host should not issue any commands during ^tITC. After ^tITC, and during or after ^tRST, the host can poll each LUN's status register.

If the RESET (FFh) command is issued when the asynchronous interface is active, the target's asynchronous timing mode remains unchanged. During or after ^tRST, the host can poll each LUN's status register.

Figure 17: RESET (FFh) Operation





Identification Operations

READ ID (90h)

The READ ID (90h) command is used to read identifier codes programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.


Writing 90h to the command register puts the target in read ID mode. The target stays in this mode until another valid command is issued.

When the 90h command is followed by a 00h address cycle, the target returns a 5-byte identifier code that includes the manufacturer ID, device configuration, and part-specific information.

When the 90h command is followed by a 20h address cycle, the target returns the 4-byte ONFI identifier code.


After the 90h and address cycle are written to the target, the host enables data output mode to read the identifier information. When the asynchronous interface is active, one data byte is output per RE# toggle. When the synchronous interface is active, one data byte is output per rising edge of DQS when ALE and CLE are HIGH; the data byte on the falling edge of DQS is identical to the data byte output on the previous rising edge of DQS.

Figure 18: READ ID (90h) with 00h Address Operation



Note: 1. See the READ ID Parameter tables for byte definitions.

Figure 19: READ ID (90h) with 20h Address Operation



Note: 1. See the READ ID Parameter tables for byte definitions.



READ ID Parameter Tables

Table 5: Read ID Parameters for Address 00h

Device	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
MT29F8G08ABABA	2Ch	38h	00h	26h	85h	00h	00h	00h

Note: 1. h = hexadecimal.

Table 6: Read ID Parameters for Address 20h

Device	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4
MT29F8G08ABABA	4Fh	4Eh	46h	49h	XXh

Notes: 1. h = hexadecimal.

2. XXh = Undefined.



8Gb Automotive Asynchronous NAND Flash Memory Configuration Operations

Configuration Operations

The SET FEATURES (EFh) and GET FEATURES (EEh) commands are used to modify the target's default power-on behavior. These commands use a one-byte feature address to determine which subfeature parameters will be read or modified. Each feature address (in the 00h to FFh range) is defined in Table 7. The SET FEATURES (EFh) command writes subfeature parameters (P1-P4) to the specified feature address. The GET FEA-TURES command reads the subfeature parameters (P1-P4) at the specified feature address.

Unless otherwise specifed, the values of the feature addresses do not change when RE-SET (FFh, FCh) is issued by the host.

Feature Address	Definition
00h	Reserved
01h	Timing mode
02h–0Fh	Reserved
10h	Programmable output drive strength
11h–7Fh	Reserved
80h	Programmable output drive strength
81h	Programmable RB# pull-down strength
82h–8Fh	Reserved
90h	Array operation mode
91h–FFh	Reserved

Table 7: Feature Address Definitions

SET FEATURES (EFh)

The SET FEATURES (EFh) command writes the subfeature parameters (P1-P4) to the specified feature address to enable or disable target-specific features. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing EFh to the command register puts the target in the set features mode. The target stays in this mode until another command is issued.

The EFh command is followed by a valid feature address as specified in Table 7. The host waits for ^tADL before the subfeature parameters are input. When the asynchronous interface is active, one subfeature parameter is latched per rising edge of WE#. When the synchronous interface is active, one subfeature parameter is latched per rising edge of DQS. The data on the falling edge of DQS should be identical to the subfeature parameter input on the previous rising edge of DQS. The device is not required to wait for the repeated data byte before beginning internal actions.


After all four subfeature parameters are input, the target goes busy for ^tFEAT. The READ STATUS (70h) command can be used to monitor for command completion.

Feature address 01h (timing mode) operation is unique. If SET FEATURES is used to modify the interface type, the target will be busy for ^tITC. See Table 30 (page 89) for details.



8Gb Automotive Asynchronous NAND Flash Memory Configuration Operations

Figure 20: SET FEATURES (EFh) Operation



GET FEATURES (EEh)


The GET FEATURES (EEh) command reads the subfeature parameters (P1-P4) from the specified feature address. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing EEh to the command register puts the target in get features mode. The target stays in this mode until another valid command is issued.

When the EEh command is followed by a feature address, the target goes busy for ^tFEAT. If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode. During and prior to data output, use of the READ STATUS ENHANCED (78h) command is prohibited.

After ^tFEAT completes, the host enables data output mode to read the subfeature parameters. When the asynchronous interface is active, one data byte is output per RE# toggle. When the synchronous interface is active, one subfeature parameter is output per DQS toggle on rising or falling edge of DQS.

Figure 21: GET FEATURES (EEh) Operation





8Gb Automotive Asynchronous NAND Flash Memory Configuration Operations

Table 8: Feature Address 01h: Timing Mode

Subfeature											
Parameter	Options	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Value	Notes
P1											
Timing mode	Mode 0 (default)					0	0	0	0	x0h	1, 2
	Mode 1					0	0	0	1	x1h	
	Mode 2					0	0	1	0	x2h	
	Mode 3					0	0	1	1	x3h	
	Mode 4					0	1	0	0	x4h	
	Mode 5					0	1	0	1	x5h	
Data interface	Asynchronous (de- fault)			0	0					0xh	1
	Reserved			1	x					2xh	
Reserved		0	0							00b	
P2	•										
Reserved		0	0	0	0	0	0	0	0	00h	
Р3	•										
Reserved		0	0	0	0	0	0	0	0	00h	
P4											
Reserved		0	0	0	0	0	0	0	0	00h	

Notes: 1. Asynchronous timing mode 0 is the default, power-on value.

2. If the asynchronous interface is active, a RESET (FFh) command will not change the values of the timing mode or data interface bits to their default valued.

Table 9: Feature Addresses 10h and 80h: Programmable Output Drive Strength

Subfeature Pa-											
rameter	Options	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Value	Notes
P1											
Output drive	Overdrive 2							0	0	00h	1
strength	Overdrive 1							0	1	01h	
	Nominal (de- fault)							1	0	02h	
	Underdrive							1	1	03h	
Reserved		0	0	0	0	0	0			00h	
P2							1		•		
Reserved		0	0	0	0	0	0	0	0	00h	
Р3							1		•		
Reserved		0	0	0	0	0	0	0	0	00h	
P4		•	1	•		·	•	•	•	•	•



Table 9: Feature Addresses 10h and 80h: Programmable Output Drive Strength (Continued)

Subfeature Pa- rameter	Options	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Value	Notes
Reserved		0	0	0	0	0	0	0	0	00h	

Note: 1. See Table 19 (page 81) for details.

Table 10: Feature Addresses 81h: Programmable R/B# Pull-Down Strength

Subfeature Pa- rameter	Options	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Value	Notes
P1											
R/B# pull-down	Full (default)							0	0	00h	1
strength	Three-quarter							0	1	01h	
	One-half							1	0	02h	
	One-quarter							1	1	03h	
Reserved		0	0	0	0	0	0			00h	
P2											
Reserved		0	0	0	0	0	0	0	0	00h	
Р3		1		•			•			1	
Reserved		0	0	0	0	0	0	0	0	00h	
P4		1	1		r.	1			1	1	1
Reserved		0	0	0	0	0	0	0	0	00h	

Note: 1. This feature address is used to change the default R/B# pull-down strength. Its strength should be selected based on the expected loading of R/B#. Full strength is the default, power-on value.

Table 11: Feature Addresses 90h: Array Operation Mode

Subfeature Pa- rameter	Options	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Value	Notes
P1											
Array Operation Mode	Normal (de- fault)								0	00h	
	OTP Block								1	01h	1
Reserved		0	0	0	0	0	0	0		00h	
P2	·										
Reserved		0	0	0	0	0	0	0	0	00h	
Р3	·	•									
Reserved		0	0	0	0	0	0	0	0	00h	
P4					•			•	•		



Subfeature Pa- rameter	Options	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Value	Notes
Reserved		0	0	0	0	0	0	0	0	00h	

Notes: 1. See One-Time Programmable (OTP) Operations for details.

2. A RESET (FFh) command will cause the bits of the array operation mode to change to their default values.



READ PARAMETER PAGE (ECh)

The READ PARAMETER PAGE (ECh) command is used to read the ONFI parameter page programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.

Writing ECh to the command register puts the target in read parameter page mode. The target stays in this mode until another valid command is issued.


When the ECh command is followed by an 00h address cycle, the target goes busy for ^tR. If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode. Use of the READ STATUS ENHANCED (78h) command is prohibited while the target is busy and during data output.

After ^tR completes, the host enables data output mode to read the parameter page. When the asynchronous interface is active, one data byte is output per RE# toggle.

A minimum of three copies of the parameter page are stored in the device. Each parameter page is 256 bytes. If desired, the CHANGE READ COLUMN (05h-E0h) command can be used to change the location of data output. Use of the CHANGE READ COLUMN ENHANCED (06h-E0h) command is prohibited.

The READ PARAMETER PAGE (ECh) output data can be used by the host to configure its internal settings to properly use the NAND Flash device. Parameter page data is static per part, however the value can be changed through the product cycle of NAND Flash. The host should interpret the data and configure itself accordingly.

Figure 22: READ PARAMETER (ECh) Operation





8Gb Automotive Asynchronous NAND Flash Memory Parameter Page Data Structure Tables

Parameter Page Data Structure Tables

Table 12: Parameter Page Data Structure

Byte	Description	Values
Revision ir	formation and features block	
0–3	Parameter page signature Byte 0: 4Fh, "O" Byte 1: 4Eh, "N" Byte 2: 46h, "F" Byte 3: 49h, "I"	4Fh, 4Eh, 46h, 49h
4–5	Revision number Bit[15:4]: Reserved (0) Bit 3: 1 = supports ONFI version 2.1 Bit 2: 1 = supports ONFI version 2.0 Bit 1: 1 = supports ONFI version 1.0 Bit 0: Reserved (0)	0Eh, 00h
6–7	Features supported Bit[15:8]: Reserved (0) Bit 7: 1 = extended parameter page Bit 6: 1 = supports interleaved (multi-plane) read operations Bit 5: 1 = supports synchronous interface Bit 4: 1 = supports odd-to-even page copyback Bit 3: 1 = supports interleaved (multi-plane) operations Bit 2: 1 = supports non-sequential page programming Bit 1: 1 = supports multiple LUN operations Bit 0: 1 = supports 16-bit data bus width	58h, 00h
8–9	Optional commands supported Bit[15:9]: Reserved (0) Bit 8: 1 = supports small data move Bit 7: 1 = supports CHANGE ROW ADDRESS Bit 6: 1 = supports CHANGE READ COLUMN ENHANCED Bit 5: 1 = supports READ UNIQUE ID Bit 4: 1 = supports COPYBACK Bit 3: 1 = supports READ STATUS ENHANCED Bit 2: 1 = supports GET FEATURES and SET FEATURES Bit 1: 1 = supports read cache commands Bit 0: 1 = supports PROGRAM PAGE CACHE	FFh, 01h
10–11	Reserved (0)	All 00h
11–12	Reserved (0)	All 00h
14	Number of parameter pages	03h
15-31	Reserved (0)	All 00h
Manufactu	rer information block	
32–43	Device manufacturer (12 ASCII characters) Micron	4Dh, 49h, 43h, 52h, 4Fh, 4Eh, 20h, 20h, 20h, 20h, 20h, 20h



38h, 47h, 30h, 38h, 42h, 41h, 42h, 41h, 5 50h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 2	Byte	Description	Values
65-66Date code00h, 00h67-79Reserved (0)All 00hWemory organization block80-83Number of data bytes per page00h, 10h, 00h, 00h, 00h84-85Number of spare bytes per pageE0h, 00h00h, 02h, 00h, 00h86-89Number of spare bytes per partial page00h, 02h, 00h, 00h00h90-91Number of spare bytes per partial page10h, 00h, 00h00h92-95Number of bages per block80h, 00h, 00h, 00h, 00h, 00h, 08h, 00h, 00	44–63	Device model (20 ASCII characters)	4Dh, 54h, 32h, 39h, 46h 38h, 47h, 30h, 38h, 41h 42h, 41h, 42h, 41h, 57h 50h, 20h, 20h, 20h, 20h, 20h
67-79 Reserved (0) All 00h Memory organization block 80-83 Number of data bytes per page 00h, 10h, 00h, 00i 84-85 Number of spare bytes per page E0h, 00h 86-89 Number of spare bytes per partial page 00h, 02h, 00h, 00i 90-91 Number of pages per block 80h, 00h, 00i, 00i 92-95 Number of pages per block 80h, 00h, 00h, 00i 96-99 Number of blocks per LUN 00h, 08h, 00h, 00i 100 Number of blocks per clus 01h 101 Number of spare bytes cycles 23h Bit[7:4]: Column address cycles 23h Bit[3:0]: Row address cycles 21h 102 Number of bits per cell 01h 103-104 Bad block maximum per LUN 28h, 00h 105-105 Block endurance 01h, 05h 107 Guaranteed valid blocks at beginning of target 01h 108-109 Block endurance for guaranteed valid blocks 00h, 00h 110 Number of programs per page 04h 111 Partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved 01h Bit[3:0]: Number of interleaved address bits 01h 112 Number of interleaved address bits 01h 113 <	64	JEDEC manufacturer ID	2Ch
Memory organization block 80-83 Number of bata bytes per page 00h, 10h, 00h, 00l 84-85 Number of spare bytes per page EDh, 00h 86-89 Number of data bytes per partial page 00h, 02h, 00h, 00l 90-91 Number of pages per block 80h, 00h, 00h, 00h 90-92 Number of pages per block 80h, 00h, 00h, 00h, 00h 96-99 Number of blocks per LUN 00h, 08h, 00h, 00h, 00h 100 Number of address cycles 23h Bit[7:4]: Column address cycles 23h 102 Number of bits per cell 01h 103-104 Bad blocks maximum per LUN 28h, 00h 105-106 Block endurance 01h 107 Guaranteed valid blocks at beginning of target 01h 108-109 Block endurance for guaranteed valid blocks 00h, 00h 110 Number of programs per page 04h 111 Partial programming attributes 00h Bit 1: 1 = partial page programming has constraints 00h 112 Number of bits ECC correctability 04h 113 Number of bits ECC correctability 04h 114 Int	65–66	Date code	00h, 00h
80-83Number of data bytes per page00h, 10h, 00h, 00l84-85Number of spare bytes per pageE0h, 00h86-89Number of data bytes per partial page00h, 02h, 00h, 00l90-91Number of spare bytes per partial page1Ch, 00h, 00l92-95Number of pages per block80h, 00h, 00h, 00l96-99Number of blocks per LUN00h, 08h, 00h, 00l100Number of data scycles23hBit[7:4]: Column address cycles23hBit[7:4]: Column address cycles01h102Number of bits per cell01h103-104Bad blocks maximum per LUN28h, 00h105-106Block endurance01h, 05h107Guaranteed valid blocks at beginning of target01h108-109Block endurance for guaranteed valid blocks00h, 00h110Number of programs per page04h111Partial programming attributes Bit[3:1]: Reserved00hBit 0: 1 = partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved (0) Bit[3:1]: Reserved (0) Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit[7:5]: Reserved (0) Bit 4: 1 = partial page torgramming has constraints01h114Interleaved operation attributes Bit [3:1]: Reserved (0) Bit 4: 1 = program cache sported Bit 4: 1 = program cache sported 	67–79	Reserved (0)	All 00h
84-85Number of spare bytes per pageEDh, 00h86-89Number of data bytes per partial page00h, 02h, 00h, 00l90-91Number of spare bytes per partial page1Ch, 00h92-95Number of pages per block80h, 00h, 00l, 00l96-99Number of blocks per LUN00h, 08h, 00h, 00l100Number of dadress cycles23hBit[7:4]: Column address cycles23hBit[3:0]: Row address cycles23h102Number of bits per cell01h103-104Bad blocks maximum per LUN28h, 00h105-106Block endurance01h, 05h107Guaranteed valid blocks at beginning of target01h108-109Block endurance for guaranteed valid blocks00h, 00h110Number of bits per call apage layout is partial page data followed by partial page spare Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit 4: 1 = partial page programming has constraints00h112Number of interleaved address bits Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits Bit[7:4]: Reserved (0) Bit 4: 1 = porgram cache supported11h114Interleaved operation attributes Bit 2: 1 = program cache supported Bit 2: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support16h	Memory org	ganization block	
86-89 Number of data bytes per partial page 00h, 02h, 00h, 00i 90-91 Number of spare bytes per partial page 1Ch, 00h 92-95 Number of pages per block 80h, 00h, 00h, 00h, 00h 96-99 Number of blocks per LUN 00h, 08h, 00h, 00i 100 Number of address cycles 23h Bit[7:4]: Column address cycles 23h Bit[7:4]: Column address cycles 23h 102 Number of bits per cell 01h 103-104 Bad blocks maximum per LUN 28h, 00h 105-106 Block endurance 01h, 05h 107 Guaranteed valid blocks at beginning of target 01h 108-109 Block endurance for guaranteed valid blocks 00h, 00h 110 Number of programs per page 04h 111 Partial programming attributes 00h Bit 0: 1 = partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved 01h Bit 0: 1 = partial page programming has constraints 01h 112 Number of interleaved address bits 01h Bit 12:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits 01h Bit 1:1	80–83	Number of data bytes per page	00h, 10h, 00h, 00h
90-91Number of spare bytes per partial page1Ch, 00h92-95Number of pages per block80h, 00h, 00h, 00h, 00h96-99Number of blocks per LUN00h, 08h, 00h, 00h100Number of LUNs per chip enable01h101Number of address cycles23hBit[7:4]: Column address cycles23hBit[3:0]: Row address cycles23h102Number of bits per cell01h103-104Bad blocks maximum per LUN28h, 00h105-106Block endurance01h, 05h107Guaranteed valid blocks at beginning of target01h108-109Block endurance for guaranteed valid blocks00h, 00h110Number of programs per page04h111Partial programming attributes00hBit[7:5]: ReservedBit 4: 1 = partial page layout is partial page data followed by partial page spare Bit[7:5]: Reserved01h112Number of interleaved address bits01h113Number of interleaved address bits01h114Interleaved operation attributes Bit 4: 1 = supports read cache Bit 3: 4ddress restrictions for cache operations Bit 2: 1 = program cache supported1EhBit 0: Overlapped/concurrent interleaving support1Eh	84–85	Number of spare bytes per page	E0h, 00h
92-95 Number of pages per block 80h, 00h, 00h, 00h 96-99 Number of blocks per LUN 00h, 08h, 00h, 00h 100 Number of blocks per LUN 00h, 08h, 00h, 00h 100 Number of ddress cycles 23h Bit[7:4]: Column address cycles 23h 101 Number of bits per cell 01h 103-104 Bad blocks maximum per LUN 28h, 00h 105-106 Block endurance 01h, 05h 107 Guaranteed valid blocks at beginning of target 01h 108-109 Block endurance for guaranteed valid blocks 00h, 00h, 00h 110 Number of programs per page 04h 111 Partial programming attributes 00h Bit 7:51; Reserved 01h Bit 3:1]: Reserved 00h Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit 7:51; Reserved Bit 1: 1 = partial page programming has constraints 01h 112 Number of interleaved address bits 01h Bit 7:51; Reserved (0) Bit 1:1:20]; Number of interleaved address bits 01h Bit 7:51; Reserved (0) Bit 4: 1 = supports read cache 1Eh	86–89	Number of data bytes per partial page	00h, 02h, 00h, 00h
96-99Number of blocks per LUN00h, 08h, 00h, 00h100Number of blocks per chip enable01h101Number of address cycles23h101Number of address cycles23h102Number of bits per cell01h103-104Bad blocks maximum per LUN28h, 00h105-106Block endurance01h, 05h107Guaranteed valid blocks at beginning of target01h108-109Block endurance for guaranteed valid blocks00h, 00h, 00h110Number of programs per page04h111Partial programming attributes Bit(7:5): Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit(3:1): Reserved Bit 0: 1 = partial page programming has constraints01h112Number of interleaved address bits Bit(7:4): Reserved (0) Bit[7:5]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit 4: 1 = supports read cache Bit 3: Address restrictions Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support1Eh	90–91	Number of spare bytes per partial page	1Ch, 00h
100Number of LUNs per chip enable01h101Number of address cycles Bit[7:4]: Column address cycles Bit[3:0]: Row address cycles23h102Number of bits per cell01h103-104Bad blocks maximum per LUN28h, 00h105-106Block endurance01h, 05h107Guaranteed valid blocks at beginning of target01h108-109Block endurance for guaranteed valid blocks00h, 00h110Number of programs per page04h111Partial programming attributes Bit(7:5]: Reserved Bit 4: 1 = partial page programming has constraints00h112Number of interleaved address bits Bit(7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit(7:5]: Reserved (0) Bit(7:5]: Reserved (0) Bit(3:1) = not block address restrictions Bit 2: 1 = program cache supported Bit 2: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support1Eh	92–95	Number of pages per block	80h, 00h, 00h, 00h
101Number of address cycles Bit[7:4]: Column address cycles Bit[3:0]: Row address cycles23h102Number of bits per cell01h103-104Bad blocks maximum per LUN28h, 00h105-106Block endurance01h, 05h107Guaranteed valid blocks at beginning of target01h108-109Block endurance for guaranteed valid blocks00h, 00h110Number of programs per page04h111Partial programming attributes Bit[7:5]: Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved Bit 0: 1 = partial page programming has constraints01h112Number of interleaved address bits Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit 7:5]: Reserved (0) Bit 4: 1 = supports read cache Bit 3: Address restrictions Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support1Eh	96–99	Number of blocks per LUN	00h, 08h, 00h, 00h
Bit[7:4]: Column address cyclesBit[3:0]: Row address cycles102Number of bits per cell103-104Bad blocks maximum per LUN105-106Block endurance107Guaranteed valid blocks at beginning of target108-109Block endurance for guaranteed valid blocks100Number of programs per page101Number of programs per page10200h, 00h110Number of programs per page111Partial programming attributesBit[7:5]: ReservedBit 4: 1 = partial page layout is partial page data followed by partial page spareBit[3:1]: ReservedBit 0: 1 = partial page programming has constraints112Number of interleaved address bits113Number of interleaved address bits114Interleaved operation attributesBit[7:5]: Reserved (0)Bit 4: 1 = supports read cacheBit 3: Address restrictionsBit 4: 1 = no block address restrictionsBit 2: 1 = program cache supportedBit 1: 1 = no block address restrictionsBit 0: Overlapped/concurrent interleaving support	100	Number of LUNs per chip enable	01h
103–104Bad blocks maximum per LUN28h, 00h105–106Block endurance01h, 05h107Guaranteed valid blocks at beginning of target01h108–109Block endurance for guaranteed valid blocks00h, 00h110Number of programs per page04h111Partial programming attributes Bit[7:5]: Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit [3:1]: Reserved Bit 0: 1 = partial page programming has constraints00h112Number of bits ECC correctability04h113Number of interleaved address bits Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support1Eh	101	Bit[7:4]: Column address cycles	23h
105–106Block endurance01h, 05h107Guaranteed valid blocks at beginning of target01h108–109Block endurance for guaranteed valid blocks00h, 00h110Number of programs per page04h111Partial programming attributes Bit[7:5]: Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved Bit 0: 1 = partial page programming has constraints00h112Number of bits ECC correctability04h113Number of interleaved address bits Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support1Eh	102	Number of bits per cell	01h
107Guaranteed valid blocks at beginning of target01h108-109Block endurance for guaranteed valid blocks00h, 00h110Number of programs per page04h111Partial programming attributes Bit[7:5]: Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit 0: 1 = partial page programming has constraints00h112Number of bits ECC correctability04h113Number of interleaved address bits Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit (7:5]: Reserved (0) Bit 3: Address restrictions for cache operations Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support1Eh	103–104	Bad blocks maximum per LUN	28h, 00h
108-109Block endurance for guaranteed valid blocks00h, 00h110Number of programs per page04h111Partial programming attributes Bit[7:5]: Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved Bit 0: 1 = partial page programming has constraints00h112Number of bits ECC correctability04h113Number of interleaved address bits Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit 4: 1 = supports read cache Bit 3: Address restrictions for cache operations Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support111	105–106	Block endurance	01h, 05h
110Number of programs per page04h111Partial programming attributes Bit[7:5]: Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved Bit 0: 1 = partial page programming has constraints00h112Number of bits ECC correctability04h113Number of interleaved address bits Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit [7:5]: Reserved (0) Bit [3: 0]: Number of read cache Bit 3: Address restrictions for cache operations Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support14h	107	Guaranteed valid blocks at beginning of target	01h
111Partial programming attributes Bit[7:5]: Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved Bit 0: 1 = partial page programming has constraints00h112Number of bits ECC correctability04h113Number of interleaved address bits Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit [7:5]: Reserved (0) Bit 4: 1 = supports read cache Bit 3: Address restrictions for cache operations Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support1Eh	108–109	Block endurance for guaranteed valid blocks	00h, 00h
Bit[7:5]: Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved Bit 0: 1 = partial page programming has constraints04h112Number of bits ECC correctability04h113Number of interleaved address bits Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit [7:5]: Reserved (0) Bit 4: 1 = supports read cache Bit 3: Address restrictions for cache operations Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support1Eh	110	Number of programs per page	04h
113Number of interleaved address bits01hBit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits01h114Interleaved operation attributes Bit[7:5]: Reserved (0) Bit 4: 1 = supports read cache Bit 3: Address restrictions for cache operations Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions Bit 0: Overlapped/concurrent interleaving support	111	Bit[7:5]: Reserved Bit 4: 1 = partial page layout is partial page data followed by partial page spare Bit[3:1]: Reserved	00h
Bit[7:4]: Reserved (0) Bit[3:0]: Number of interleaved address bits114114Interleaved operation attributes Bit[7:5]: Reserved (0) Bit 4: 1= supports read cache Bit 3: Address restrictions for cache operations Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions 	112	Number of bits ECC correctability	04h
Bit[7:5]: Reserved (0)Bit 4: 1= supports read cacheBit 3: Address restrictions for cache operationsBit 2: 1 = program cache supportedBit 1: 1 = no block address restrictionsBit 0: Overlapped/concurrent interleaving support	113	Bit[7:4]: Reserved (0)	01h
	114	Bit[7:5]: Reserved (0) Bit 4: 1= supports read cache Bit 3: Address restrictions for cache operations Bit 2: 1 = program cache supported Bit 1: 1 = no block address restrictions	1Eh
115–127 Reserved (0) All 00h	115–127	Reserved (0)	All 00h

Byte	Description	Values
128	I/O pin capacitance per chip enable, maximum	05h
129–130	Timing mode support Bit[15:6]: Reserved (0) Bit 5: 1 = supports timing mode 5 Bit 4: 1 = supports timing mode 4 Bit 3: 1 = supports timing mode 3 Bit 2: 1 = supports timing mode 2 Bit 1: 1 = supports timing mode 1 Bit 0: 1 = supports timing mode 0, shall be 1	1Fh, 00h
131–132	Program cache timing mode support Bit[15:6]: Reserved (0) Bit 5: 1 = supports timing mode 5 Bit 4: 1 = supports timing mode 4 Bit 3: 1 = supports timing mode 3 Bit 2: 1 = supports timing mode 2 Bit 1: 1 = supports timing mode 1 Bit 0: 1 = supports timing mode 0	1Fh, 00h
133–134	^t PROG Maximum PROGRAM PAGE time (µs)	F4h, 01h
135–136	^t BERS Maximum BLOCK ERASE time (μs)	B8h, 0Bh
137–138	^t R Maximum PAGE READ time (µs)	19h, 00h
139–140	^t CCS Minimum change column setup time (ns)	C8h, 00h
141–142	Source synchronous timing mode support Bit[15:6]: Reserved (0) Bit 5: 1 = supports timing mode 5 Bit 4: 1 = supports timing mode 4 Bit 3: 1 = supports timing mode 3 Bit 2: 1 = supports timing mode 2 Bit 1: 1 = supports timing mode 1 Bit 0: 1 = supports timing mode 0	00h, 00h
143	Source synchronous features Bit[7:3]: Reserved (0) Bit 2: 1 = devices support CLK stopped for data input Bit 1: 1 = typical capacitance values present Bit 0: 0 = use ^t CAD MIN value	00h
144–145	CLK input pin capacitance, typical	00h, 00h
146–147	I/O pin capacitance, typical	00h, 00h
148–149	Input capacitance, typical	00h, 00h
150	Input pin capacitance, maximum	0Ah
151	Driver strength support Bit[7:3]: Reserved (0) Bit 2: 1 = Supports overdrive (2 drive strength) Bit 1: 1 = Supports overdrive (1 drive strength) Bit 0: 1 = Supports driver strength settings	07h
		1



Byte	Description	Values All 00h				
154–163	Reserved (0)					
endor blo	ck					
164–165	Vendor-specific revision number	01h, 00h				
166	TWO-PLANE PAGE READ support Bit[7:1]: Reserved (0) Bit 0: 1 = Support for TWO-PLANE PAGE READ	01h				
167	Read cache support Bit[7:1]: Reserved (0) Bit 0: 0 = Does not support Micron-specific read cache function	00h				
168	READ UNIQUE ID support Bit[7:1]: Reserved (0) Bit 0: 0 = Does not support Micron-specific READ UNIQUE ID	00h				
169	Programmable DQ output impedance support 00h Bit[7:1]: Reserved (0) 00h Bit 0: 0 = No support for programmable DQ output impedance by B8h command 00h					
170	Number of programmable DQ output impedance settings04hBit[7:3]: Reserved (0)Bit [2:0] = Number of programmable DQ output impedance settings					
171	Programmable DQ output impedance feature address Bit[7:0] = Programmable DQ output impedance feature address					
172	Programmable R/B# pull-down strength support Bit[7:1]: Reserved (0) Bit 0: 1 = Support programmable R/B# pull-down strength	01h				
173	Programmable R/B# pull-down strength feature address Bit[7:0] = Feature address used with programmable R/B# pull-down strength	81h				
174	Number of programmable R/B# pull-down strength settingsBit[7:3]: Reserved (0)Bit[2:0] = Number of programmable R/B# pull-down strength settings	04h				
175	OTP mode support Bit[7:2]: Reserved (0) Bit 1: 1 = Supports Get/Set Features command set Bit 0: 0 = Does not support A5h/A0h/AFh OTP command set					
176	OTP page start 02h Bit[7:0] = Page where OTP page space begins					
177	OTP DATA PROTECT address 01h Bit[7:0] = Page address to use when issuing OTP DATA PROTECT command					
178	Number of OTP pages1EhBit[15:5]: Reserved (0)1Bit[4:0] = Number of OTP pages1					
179	OTP Feature Address	90h				
180–252	Reserved (0)	All 00h				
253	Parameter page revision	02h				
254–255	Integrity CRC	51h, 0Fh				



Byte	Description	Values	
Redundant p	Redundant parameter pages		
256–511	Value of bytes 0–255 See bytes 0-		
512–767	Value of bytes 0–255 See bytes 0–2		
768–4319	Reserved (FFh) All FFh		



READ UNIQUE ID (EDh)

The READ UNIQUE ID (EDh) command is used to read a unique identifier programmed into the target. This command is accepted by the target only when all die (LUNs) on the target are idle.


Writing EDh to the command register puts the target in read unique ID mode. The target stays in this mode until another valid command is issued.

When the EDh command is followed by a 00h address cycle, the target goes busy for ^tR. If the READ STATUS (70h) command is used to monitor for command completion, the READ MODE (00h) command must be used to re-enable data output mode.

After ^tR completes, the host enables data output mode to read the unique ID. When the asynchronous interface is active, one data byte is output per RE# toggle.

Sixteen copies of the unique ID data are stored in the device. Each copy is 32 bytes. The first 16 bytes of a 32-byte copy are unique data, and the second 16 bytes are the complement of the first 16 bytes. The host should XOR the first 16 bytes with the second 16 bytes. If the result is 16 bytes of FFh, then that copy of the unique ID data is correct. In the event that a non-FFh result is returned, the host can repeat the XOR operation on a subsequent copy of the unique ID data. If desired, the CHANGE READ COLUMN (05h-E0h) command can be used to change the data output location. Use of the CHANGE READ COLUMN ENHANCED (06h-E0h) command is prohibited.

Figure 23: READ UNIQUE ID (EDh) Operation





Status Operations

Each die (LUN) provides its status independently of other die (LUNs) on the same target through its 8-bit status register.

After the READ STATUS (70h) or READ STATUS ENHANCED (78h) command is issued, status register output is enabled. The contents of the status register are returned on DQ[7:0] for each data output request.

When the asynchronous interface is active and status register output is enabled, changes in the status register are seen on DQ[7:0] as long as CE# and RE# are LOW; it is not necessary to toggle RE# to see the status register update.

While monitoring the status register to determine when a data transfer from the Flash array to the data register (^tR) is complete, the host must issue the READ MODE (00h) command to disable the status register and enable data output (see READ MODE (00h) (page 52)).

The READ STATUS (70h) command returns the status of the most recently selected die (LUN). To prevent data contention during or following an interleaved die (multi-LUN) operation, the host must enable only one die (LUN) for status output by using the READ STATUS ENHANCED (78h) command (see Interleaved Die (Multi-LUN) Operations (page 78)).

Independent **SR Bit** Definition per Plane¹ Description 7 WP# Write Protect: 0 = Protected 1 = Not protected In the normal array mode, this bit indicates the value of the WP# signal. In OTP mode this bit is set to 0 if a PROGRAM OTP PAGE operation is attempted and the OTP area is protected. 6 RDY Ready/Busy I/O: _ 0 = Busy1 = ReadyThis bit indicates that the selected die (LUN) is not available to accept new commands, address, or data I/O cycles with the exception of RESET (FFh), READ STATUS (70h), and READ STATUS ENHANCED (78h). This bit applies only to the selected die (LUN). 5 ARDY Ready/Busy Array: 0 = Busy1 = ReadyThis bit goes LOW (busy) when an array operation is occurring on any plane of the selected die (LUN). It goes HIGH when all array operations on

Reserved (0)

Reserved (0)

Reserved (0)

Table 13: Status Register Definition

_

_

_

_

4 3

2

the selected die (LUN) finish. This bit applies only to the selected die (LUN).



Table 13: Status Register Definition (Continued)

SR Bit	Definition	Independent per Plane ¹	Description
1	FAILC	Yes	Pass/Fail (N–1): 0 = Pass 1 = Fail This bit is set if the previous operation on the selected die (LUN) failed. This bit is valid only when RDY (SR bit 6) is 1. It applies to PROGRAM-, and COPYBACK PROGRAM-series operations (80h-10h, 80h-15h, 85h-10h). This bit is not valid following an ERASE-series or READ-series operation.
0	FAIL	Yes	Pass/Fail (N): 0 = Pass 1 = Fail This bit is set if the most recently finished operation on the selected die (LUN) failed. This bit is valid only when ARDY (SR bit 5) is 1. It applies to PROGRAM-, ERASE-, and COPYBACK PROGRAM-series operations (80h-10h, 80h-15h, 60h-D0h, 85h-10h). This bit is not valid following a READ-series operation.

Note: 1. After a multi-plane operation begins, the FAILC and FAIL bits are ORed together for the active planes when the READ STATUS (70h) command is issued. After the READ STATUS ENHANCED (78h) command is issued, the FAILC and FAIL bits reflect the status of the plane selected.

READ STATUS (70h)

The READ STATUS (70h) command returns the status of the last-selected die (LUN) on a target. This command is accepted by the last-selected die (LUN) even when it is busy (RDY = 0).


If there is only one die (LUN) per target, the READ STATUS (70h) command can be used to return status following any NAND command.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select the die (LUN) that should report status. In this situation, using the READ STATUS (70h) command will result in bus contention, as two or more die (LUNs) could respond until the next operation is issued. The READ STATUS (70h) command can be used following all single die (LUN) operations.

If following a multi-plane operation, regardless of the number of LUNs per target, the READ STATUS (70h) command indicates an error occurred (FAIL = 1), use the READ STATUS ENHANCED (78h) command—once for each plane—to determine which plane operation failed.



Figure 24: READ STATUS (70h) Operation



READ STATUS ENHANCED (78h)

The READ STATUS ENHANCED (78h) command returns the status of the addressed die (LUN) on a target even when it is busy (RDY = 0). This command is accepted by all die (LUNs), even when they are BUSY (RDY = 0).

Writing 78h to the command register, followed by three row address cycles containing the page, block, and LUN addresses, puts the selected die (LUN) into read status mode. The selected die (LUN) stays in this mode until another valid command is issued. Die (LUNs) that are not addressed are deselected to avoid bus contention.

The selected LUN's status is returned when the host requests data output. The RDY and ARDY bits of the status register are shared for all of the planes of the selected die (LUN). The FAILC and FAIL bits are specific to the plane specified in the row address.

The READ STATUS ENHANCED (78h) command also enables the selected die (LUN) for data output. To begin data output following a READ-series operation after the selected die (LUN) is ready (RDY = 1), issue the READ MODE (00h) command, then begin data output. If the host needs to change the cache register that will output data, use the CHANGE READ COLUMN ENHANCED (06h-E0h) command after the die (LUN) is ready (see CHANGE READ COLUMN ENHANCED (06h-E0h)).

Use of the READ STATUS ENHANCED (78h) command is prohibited during the poweron RESET (FFh) command and when OTP mode is enabled. It is also prohibited following some of the other reset, identification, and configuration operations. See individual operations for specific details.

Figure 25: READ STATUS ENHANCED (78h) Operation





Column Address Operations

The column address operations affect how data is input to and output from the cache registers within the selected die (LUNs). These features provide host flexibility for managing data, especially when the host internal buffer is smaller than the number of data bytes or words in the cache register.

When the asynchronous interface is active, column address operations can address any byte in the selected cache register.


CHANGE READ COLUMN (05h-E0h)

The CHANGE READ COLUMN (05h-E0h) command changes the column address of the selected cache register and enables data output from the last selected die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during CACHE READ operations (RDY = 1; ARDY = 0).

Writing 05h to the command register, followed by two column address cycles containing the column address, followed by the E0h command, puts the selected die (LUN) into data output mode. After the E0h command cycle is issued, the host must wait at least ^tCCS before requesting data output. The selected die (LUN) stays in data output mode until another valid command is issued.

In devices with more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be issued prior to issuing the CHANGE READ COLUMN (05h-E0h). In this situation, using the CHANGE READ COLUMN (05h-E0h) command without the READ STATUS EN-HANCED (78h) command will result in bus contention, as two or more die (LUNs) could output data.

Figure 26: CHANGE READ COLUMN (05h-E0h) Operation





CHANGE READ COLUMN ENHANCED (06h-E0h)

The CHANGE READ COLUMN ENHANCED (06h-E0h) command enables data output on the addressed die's (LUN's) cache register at the specified column address. This command is accepted by a die (LUN) when it is ready (RDY = 1; ARDY = 1).

Writing 06h to the command register, followed by two column address cycles and three row address cycles, followed by E0h, enables data output mode on the address LUN's cache register at the specified column address. After the E0h command cycle is issued, the host must wait at least ^tCCS before requesting data output. The selected die (LUN) stays in data output mode until another valid command is issued.


Following a multi-plane read page operation, the CHANGE READ COLUMN EN-HANCED (06h-E0h) command is used to select the cache register to be enabled for data output. After data output is complete on the selected plane, the command can be issued again to begin data output on another plane.

In devices with more than one die (LUN) per target, after all of the die (LUNs) on the target are ready (RDY = 1), the CHANGE READ COLUMN ENHANCED (06h-E0h) command can be used following an interleaved die (multi-LUN) read operation. Die (LUNs) that are not addressed are deselected to avoid bus contention.

In devices with more than one die (LUN) per target, during interleaved die (multi-LUN) operations where more than one or more die (LUNs) are busy (RDY = 1; ARDY = 0 or RDY = 0; ARDY = 0), the READ STATUS ENHANCED (78h) command must be issued to the die (LUN) to be selected prior to issuing the CHANGE READ COLUMN ENHANCED (06h-E0h). In this situation, using the CHANGE READ COLUMN ENHANCED (06h-E0h) command without the READ STATUS ENHANCED (78h) command will result in bus contention, as two or more die (LUNs) could output data.

If there is a need to update the column address without selecting a new cache register or LUN, the CHANGE READ COLUMN (05h-E0h) command can be used instead.

Figure 27: CHANGE READ COLUMN ENHANCED (06h-E0h) Operation





CHANGE WRITE COLUMN (85h)


The CHANGE WRITE COLUMN (85h) command changes the column address of the selected cache register and enables data input on the last-selected die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during cache program operations (RDY = 1; ARDY = 0).

Writing 85h to the command register, followed by two column address cycles containing the column address, puts the selected die (LUN) into data input mode. After the second address cycle is issued, the host must wait at least ^tCCS before inputting data. The selected die (LUN) stays in data input mode until another valid command is issued. Though data input mode is enabled, data input from the host is optional. Data input begins at the column address specified.

The CHANGE WRITE COLUMN (85h) command is allowed after the required address cycles are specified, but prior to the final command cycle (10h, 11h, 15h) of the following commands while data input is permitted: PROGRAM PAGE (80h-10h), PROGRAM PAGE MULTI-PLANE (80h-11h), PROGRAM PAGE CACHE (80h-15h), COPYBACK PRO-GRAM (85h-10h), and COPYBACK PROGRAM MULTI-PLANE (85h-11h).

In devices that have more than one die (LUN) per target, the CHANGE WRITE COLUMN (85h) command can be used with other commands that support interleaved die (multi-LUN) operations.







CHANGE ROW ADDRESS (85h)

The CHANGE ROW ADDRESS (85h) command changes the row address (block and page) where the cache register contents will be programmed in the NAND Flash array. It also changes the column address of the selected cache register and enables data input on the specified die (LUN). This command is accepted by the selected die (LUN) when it is ready (RDY = 1; ARDY = 1). It is also accepted by the selected die (LUN) during cache programming operations (RDY = 1; ARDY = 0).

Write 85h to the command register. Then write two column address cycles and three row address cycles. This updates the page and block destination of the selected plane for the addressed LUN and puts the cache register into data input mode. After the fifth address cycle is issued the host must wait at least ^tCCS before inputting data. The selected LUN stays in data input mode until another valid command is issued. Though data input mode is enabled, data input from the host is optional. Data input begins at the column address specified.

The CHANGE ROW ADDRESS (85h) command is allowed after the required address cycles are specified, but prior to the final command cycle (10h, 11h, 15h) of the following commands while data input is permitted: PROGRAM PAGE (80h-10h), PROGRAM PAGE MULTI-PLANE (80h-11h), PROGRAM PAGE CACHE (80h-15h), COPYBACK PROGRAM (85h-10h), and COPYBACK PROGRAM MULTI-PLANE (85h-11h). When used with these commands, the LUN address and plane select bits are required to be identical to the LUN address and plane select bits originally specified.

The CHANGE ROW ADDRESS (85h) command enables the host to modify the original page and block address for the data in the cache register to a new page and block address.

In devices that have more than one die (LUN) per target, the CHANGE ROW ADDRESS (85h) command can be used with other commands that support interleaved die (multi-LUN) operations.


The CHANGE ROW ADDRESS (85h) command can be used with the CHANGE READ COLUMN (05h-E0h) or CHANGE READ COLUMN ENHANCED (06h-E0h) commands to read and modify cache register contents in small sections prior to programming cache register contents to the NAND Flash array. This capability can reduce the amount of buffer memory used in the host controller.

To modify the cache register contents in small sections, first issue a PAGE READ (00h-30h) or COPYBACK READ (00h-35h) operation. When data output is enabled, the host can output a portion of the cache register contents. To modify the cache register contents, issue the 85h command, the column and row addresses, and input the new data. The host can re-enable data output by issuing the 11h command, waiting ^tDBSY, and then issuing the CHANGE READ COLUMN (05h-E0h) or CHANGE READ COLUMN ENHANCED (06h-E0h) command. It is possible toggle between data output and data input multiple times. After the final CHANGE ROW ADDRESS (85h) operation is complete, issue the 10h command to program the cache register to the NAND Flash array.



8Gb Automotive Asynchronous NAND Flash Memory Column Address Operations

Figure 29: CHANGE ROW ADDRESS (85h) Operation





Read Operations

Read operations are used to copy data from the NAND Flash array of one or more of the planes to their respective cache registers and to enable data output from the cache registers to the host through the DQ bus.

Read Operations

The READ PAGE (00h-30h) command, when issued by itself, reads one page from the NAND Flash array to its cache register and enables data output for that cache register.

During data output the following commands can be used to read and modify the data in the cache registers: CHANGE READ COLUMN (05h-E0h) and CHANGE ROW ADDRESS (85h).

Read Cache Operations

To increase data throughput, the READ PAGE CACHE-series (31h, 00h-31h) commands can be used to output data from the cache register while concurrently copying a page from the NAND Flash array to the data register.

To begin a read page cache sequence, begin by reading a page from the NAND Flash array to its corresponding cache register using the READ PAGE (00h-30h) command. R/B# goes LOW during ^tR and the selected die (LUN) is busy (RDY = 0, ARDY = 0). After ^tR (R/B# is HIGH and RDY = 1, ARDY = 1), issue either of these commands:

- READ PAGE CACHE SEQUENTIAL (31h)—copies the next sequential page from the NAND Flash array to the data register
- READ PAGE CACHE RANDOM (00h-31h)—copies the page specified in this command from the NAND Flash array (any plane) to its corresponding data register

After the READ PAGE CACHE-series (31h, 00h-31h) command has been issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for ^tRCBSY while the next page begins copying data from the array to the data register. After ^tRCBSY, R/B# goes HIGH and the die's (LUN's) status register bits indicate the device is busy with a cache operation (RDY = 1, ARDY = 0). The cache register becomes available and the page requested in the READ PAGE CACHE operation is transferred to the data register. At this point, data can be output from the cache register, beginning at column address 0. The CHANGE READ COLUMN (05h-E0h) command can be used to change the column address of the data output by the die (LUN).

After outputting the desired number of bytes from the cache register, either an additional READ PAGE CACHE-series (31h, 00h-31h) operation can be started or the READ PAGE CACHE LAST (3Fh) command can be issued.

If the READ PAGE CACHE LAST (3Fh) command is issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for ^tRCBSY while the data register is copied into the cache register. After ^tRCBSY, R/B# goes HIGH and RDY = 1 and ARDY = 1, indicating that the cache register is available and that the die (LUN) is ready. Data can then be output from the cache register, beginning at column address 0. The CHANGE READ COLUMN (05h-E0h) command can be used to change the column address of the data being output.

For READ PAGE CACHE-series (31h, 00h-31h, 3Fh), during the die (LUN) busy time, ^tRCBSY, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h, 78h) and RESET (FFh, FCh). When RDY = 1 and ARDY = 0, the only valid commands during READ PAGE CACHE-series (31h, 00h-31h) operations are status opera-



tions (70h, 78h), READ MODE (00h), READ PAGE CACHE-series (31h, 00h-31h), CHANGE READ COLUMN (05h-E0h), and RESET (FFh, FCh).

Multi-Plane Read Operations

Multi-plane read page operations improve data throughput by copying data from more than one plane simultaneously to the specified cache registers. This is done by prepending one or more READ PAGE MULTI-PLANE (00h-32h) commands in front of the READ PAGE (00h-30h) command.

When the die (LUN) is ready, the CHANGE READ COLUMN ENHANCED (06h-E0h) command determines which plane outputs data. During data output, the following commands can be used to read and modify the data in the cache registers: CHANGE READ COLUMN (05h-E0h) and CHANGE ROW ADDRESS (85h). See Multi-Plane Operations for details.

Multi-Plane Read Cache Operations

Multi-plane read cache operations can be used to output data from more than one cache register while concurrently copying one or more pages from the NAND Flash array to the data register. This is done by prepending READ PAGE MULTI-PLANE (00h-32h) commands in front of the PAGE READ CACHE RANDOM (00h-31h) command.

To begin a multi-plane read page cache sequence, begin by issuing a MULTI-PLANE READ PAGE operation using the READ PAGE MULTI-PLANE (00h-32h) and READ PAGE (00h-30h) commands. R/B# goes LOW during ^tR and the selected die (LUN) is busy (RDY = 0, ARDY = 0). After ^tR (R/B# is HIGH and RDY = 1, ARDY = 1), issue either of these commands:

- READ PAGE CACHE SEQUENTIAL (31h)—copies the next sequential page from the previously addressed planes from the NAND Flash array to the data registers.
- READ PAGE MULTI-PLANE (00h-32h) commands, if desired, followed by the READ PAGE CACHE RANDOM (00h-31h) command—copies the pages specified from the NAND Flash array to the corresponding data registers.

After the READ PAGE CACHE-series (31h, 00h-31h) command has been issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for ^tRCBSY while the next pages begin copying data from the array to the data registers. After ^tRCBSY, R/B# goes HIGH and the LUN's status register bits indicate the device is busy with a cache operation (RDY = 1, ARDY = 0). The cache registers become available and the pages requested in the READ PAGE CACHE operation are transferred to the data registers. Issue the CHANGE READ COLUMN ENHANCED (06h-E0h) command to determine which cache register will output data. After data is output, the CHANGE READ COL-UMN ENHANCED (06h-E0h) command can be used to output data from other cache registers. After a cache register has been selected, the CHANGE READ COLUMN (05h-E0h) command can be used to change the column address of the data output.

After outputting data from the cache registers, either an additional MULTI-PLANE READ CACHE-series (31h, 00h-31h) operation can be started or the READ PAGE CACHE LAST (3Fh) command can be issued.

If the READ PAGE CACHE LAST (3Fh) command is issued, R/B# goes LOW on the target, and RDY = 0 and ARDY = 0 on the die (LUN) for ^tRCBSY while the data registers are copied into the cache registers. After ^tRCBSY, R/B# goes HIGH and RDY = 1 and ARDY = 1, indicating that the cache registers are available and that the die (LUN) is ready. Issue the



CHANGE READ COLUMN ENHANCED (06h-E0h) command to determine which cache register will output data. After data is output, the CHANGE READ COLUMN EN-HANCED (06h-E0h) command can be used to output data from other cache registers. After a cache register has been selected, the CHANGE READ COLUMN (05h-E0h) command can be used to change the column address of the data output.

For READ PAGE CACHE-series (31h, 00h-31h, 3Fh), during the die (LUN) busy time, ^tRCBSY, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h, 78h) and RESET (FFh, FCh). When RDY = 1 and ARDY = 0, the only valid commands during READ PAGE CACHE-series (31h, 00h-31h) operations are status operations (70h, 78h), READ MODE (00h), multi-plane read cache-series (31h, 00h-32h, 00h-31h), CHANGE READ COLUMN (05h-E0h, 06h-E0h), and RESET (FFh, FCh).

See Multi-Plane Operations for additional multi-plane addressing requirements.

READ MODE (00h)

The READ MODE (00h) command disables status output and enables data output for the last-selected die (LUN) and cache register after a READ operation (00h-30h, 00h-35h) has been monitored with a status operation (70h, 78h). This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 3Fh, 00h-31h) operations (RDY = 1 and ARDY = 0).

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) prior to issuing the READ MODE (00h) command. This prevents bus contention.



READ PAGE (00h-30h)

The READ PAGE (00h–30h) command copies a page from the NAND Flash array to its respective cache register and enables data output. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).

To read a page from the NAND Flash array, write the 00h command to the command register, the write five address cycles to the address registers, and conclude with the 30h command. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for ${}^{t}R$ as data is transferred.


To determine the progress of the data transfer, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) can be used. If the status operations are used to monitor the LUN's status, when the die (LUN) is ready (RDY = 1, ARDY = 1), the host disables status output and enables data output by issuing the READ MODE (00h) command. When the host requests data output, output begins at the column address specified.

During data output the CHANGE READ COLUMN (05h-E0h) command can be issued.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) prior to the issue of the READ MODE (00h) command. This prevents bus contention.

The READ PAGE (00h-30h) command is used as the final command of a multi-plane read operation. It is preceded by one or more READ PAGE MULTI-PLANE (00h-32h) commands. Data is transferred from the NAND Flash array for all of the addressed planes to their respective cache registers. When the die (LUN) is ready (RDY = 1, ARDY = 1), data output is enabled for the cache register linked to the last even plane addressed. When the host requests data output, output begins at the column address last specified in the READ PAGE (00h-30h) command. The CHANGE READ COL-UMN ENHANCED (06h-E0h) command is used to enable data output in the other cache registers. See Multi-Plane Operations for additional multi-plane addressing requirements.







READ PAGE CACHE SEQUENTIAL (31h)


The READ PAGE CACHE SEQUENTIAL (31h) command reads the next sequential page within a block into the data register while the previous page is output from the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue this command, write 31h to the command register. After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for ^tRCBSY. After ^tRCBSY, R/B# goes HIGH and the die (LUN) is busy with a cache operation (RDY = 1, ARDY = 0), indicating that the cache register is available and that the specified page is copying from the NAND Flash array to the data register. At this point, data can be output from the cache register beginning at column address 0. The CHANGE READ COLUMN (05h-E0h) command can be used to change the column address of the data being output from the cache register.

The READ PAGE CACHE SEQUENTIAL (31h) command can be used to cross block boundaries. If the READ PAGE CACHE SEQUENTIAL (31h) command is issued after the last page of a block is read into the data register, the next page read will be the next logical block in the plane which the 31h command was issued. Do not issue the READ PAGE CACHE SEQUENTIAL (31h) to cross die (LUN) boundaries. Instead, issue the READ PAGE CACHE LAST (3Fh) command.

If the READ PAGE CACHE SEQUENTIAL (31h) command is issued after a MULTI-PLANE READ PAGE operation (00h-32h, 00h-30h), the next sequential pages are read into the data registers while the previous pages can be output from the cache registers. After the die (LUN) is ready (RDY = 1, ARDY = 0), the CHANGE READ COLUMN EN-HANCED (06h-E0h) command is used to select which cache register outputs data.

Figure 31: READ PAGE CACHE SEQUENTIAL (31h) Operation





READ PAGE CACHE RANDOM (00h-31h)

The READ PAGE CACHE RANDOM (00h-31h) command reads the specified block and page into the data register while the previous page is output from the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue this command, write 00h to the command register, then write five address cycles to the address register, and conclude by writing 31h to the command register. The column address in the address specified is ignored. The die (LUN) address must match the same die (LUN) address as the previous READ PAGE (00h-30h) command or, if applicable, the previous READ PAGE CACHE RANDOM (00h-31h) command. There is no restriction on the plane address.


After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for ^tRCBSY. After ^tRCBSY, R/B# goes HIGH and the die (LUN) is busy with a cache operation (RDY = 1, ARDY = 0), indicating that the cache register is available and that the specified page is copying from the NAND Flash array to the data register. At this point, data can be output from the cache register beginning at column address 0. The CHANGE READ COLUMN (05h-E0h) command can be used to change the column address of the data being output from the cache register.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command followed by the READ MODE (00h) command must be used to select only one die (LUN) and prevent bus contention.

If a MULTI-PLANE CACHE RANDOM (00h-32h, 00h-31h) command is issued after a MULTI-PLANE READ PAGE operation (00h-32h, 00h-30h), then the addressed pages are read into the data registers while the previous pages can be output from the cache registers. After the die (LUN) is ready (RDY = 1, ARDY = 0), the CHANGE READ COLUMN ENHANCED (06h-E0h) command is used to select which cache register outputs data.



Figure 32: READ PAGE CACHE RANDOM (00h-31h) Operation





READ PAGE CACHE LAST (3Fh)


The READ PAGE CACHE LAST (3Fh) command ends the read page cache sequence and copies a page from the data register to the cache register. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).

To issue the READ PAGE CACHE LAST (3Fh) command, write 3Fh to the command register. After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for ^tRCBSY. After ^tRCBSY, R/B# goes HIGH and the die (LUN) is ready (RDY = 1, ARDY = 1). At this point, data can be output from the cache register, beginning at column address 0. The CHANGE READ COLUMN (05h-E0h) command can be used to change the column address of the data being output from the cache register.

In devices that have more than one LUN per target, during and following interleaved die (multi-LUN) operations the READ STATUS ENHANCED (78h) command followed by the READ MODE (00h) command must be used to select only one die (LUN) and prevent bus contention.

If the READ PAGE CACHE LAST (3Fh) command is issued after a MULTI-PLANE READ PAGE CACHE operation (31h; 00h-32h, 00h-30h), the die (LUN) goes busy until the pages are copied from the data registers to the cache registers. After the die (LUN) is ready (RDY = 1, ARDY = 1), the CHANGE READ COLUMN ENHANCED (06h-E0h) command is used to select which cache register outputs data.

Figure 33: READ PAGE CACHE LAST (3Fh) Operation





READ PAGE MULTI-PLANE (00h-32h)

The READ PAGE MULTI-PLANE (00h-32h) command queues a plane to transfer data from the NAND flash array to its cache register. This command can be issued one or more times. Each time a new plane address is specified, that plane is also queued for data transfer. The READ PAGE (00h-30h) command is issued to select the final plane and to begin the read operation for all previously queued planes. All queued planes will transfer data from the NAND Flash array to their cache registers.

To issue the READ PAGE MULTI-PLANE (00h-32h) command, write 00h to the command register, then write five address cycles to the address register, and conclude by writing 32h to the command register. The column address in the address specified is ignored.

After this command is issued, R/B# goes LOW and the die (LUN) is busy (RDY = 0, ARDY = 0) for ^tDBSY. After ^tDBSY, R/B# goes HIGH and the die (LUN) is ready (RDY = 1, ARDY = 1). At this point, the die (LUN) and block are queued for data transfer from the array to the cache register for the addressed plane. During ^tDBSY, the only valid commands are status operations (70h, 78h) and reset commands (FFh, FCh). Following ^tDBSY, to continue the MULTI-PLANE READ operation, the only valid commands are status operations (70h, 78h), READ PAGE MULTI-PLANE (00h-32h), READ PAGE (00h-30h), and READ PAGE CACHE RANDOM (00h-31h).

Additional READ PAGE MULTI-PLANE (00h-32h) commands can be issued to queue additional planes for data transfer.

If the READ PAGE (00h-30h) command is used as the final command of a MULTI-PLANE READ operation, data is transferred from the NAND Flash array for all of the addressed planes to their respective cache registers. When the die (LUN) is ready (RDY = 1, ARDY = 1), data output is enabled for the cache register linked to the last even plane addressed. When the host requests data output, it begins at the column address specified in the READ PAGE (00h-30h) command. To enable data output in the other cache registers, use the CHANGE READ COLUMN ENHANCED (06h-E0h) command. Additionally, the CHANGE READ COLUMN (05h-E0h) command can be used to change the column address within the currently selected plane.

If the READ PAGE CACHE SEQUENTIAL (31h) is used as the final command of a MUL-TI-PLANE READ CACHE operation, data is copied from the previously read operation from each plane to each cache register and then data is transferred from the NAND Flash array for all previously addressed planes to their respective data registers. When the die (LUN) is ready (RDY = 1, ARDY = 0), data output is enabled. The CHANGE READ COLUMN ENHANCED (06h-E0h) command is used to determine which cache register outputs data first. To enable data output in the other cache registers, use the CHANGE READ COLUMN ENHANCED (06h-E0h) command. Additionally, the CHANGE READ COLUMN (05h-E0h) command can be used to change the column address within the currently selected plane.


If the READ PAGE CACHE RANDOM (00h-31h) command is used as the final command of a MULTI-PLANE READ CACHE operation, data is copied from the previously read operation from the data register to the cache register and then data is transferred from the NAND Flash array for all of the addressed planes to their respective data registers. When the die (LUN) is ready (RDY = 1, ARDY = 0), data output is enabled. The CHANGE READ COLUMN ENHANCED (06h-E0h) command is used to determine which cache register outputs data first. To enable data output in the other cache registers, use the CHANGE READ COLUMN ENHANCED (06h-E0h) command. Additionally, the CHANGE READ



COLUMN (05h-E0h) command can be used to change the column address within the currently selected plane.

See Multi-Plane Operations for additional multi-plane addressing requirements.

Figure 34: READ PAGE MULTI-PLANE (00h-32h) Operation





Program Operations

Program operations are used to move data from the cache or data registers to the NAND array of one or more planes. During a program operation the contents of the cache and/or data registers are modified by the internal control logic.

Within a block, pages must be programmed sequentially from the least significant page address to the most significant page address (i.e. 0, 1, 2, 3, ...). Programming pages out of order within a block is prohibited.

Program Operations

The PROGRAM PAGE (80h-10h) command, when not preceded by the PROGRAM PAGE MULTI-PLANE (80h-11h) command, programs one page from the cache register to the NAND Flash array. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that the operation has completed successfully.

Program Cache Operations

The PROGRAM PAGE CACHE (80h-15h) command can be used to improve program operation system performance. When this command is issued, the die (LUN) goes busy (RDY = 0, ARDY = 0) while the cache register contents are copied to the data register, and the die (LUN) is busy with a program cache operation (RDY = 1, ARDY = 0). While the contents of the data register are moved to the NAND Flash array, the cache register is available for an additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE (80h-10h) command.

For PROGRAM PAGE CACHE-series (80h-15h) operations, during the die (LUN) busy times, ^tCBSY and ^tLPROG, when RDY = 0 and ARDY = 0, the only valid commands are status operations (70h, 78h) and reset (FFh, FCh). When RDY = 1 and ARDY = 0, the only valid commands during PROGRAM PAGE CACHE-series (80h-15h) operations are status operations (70h, 78h), PROGRAM PAGE CACHE (80h-15h), PROGRAM PAGE (80h-10h), CHANGE WRITE COLUMN (85h), CHANGE ROW ADDRESS (85h), and reset (FFh, FCh).

Multi-Plane Program Operations

The PROGRAM PAGE MULTI-PLANE (80h-11h) command can be used to improve program operation system performance by enabling multiple pages to be moved from the cache registers to different planes of the NAND Flash array. This is done by prepending one or more PROGRAM PAGE MULTI-PLANE (80h-11h) commands in front of the PRO-GRAM PAGE (80h-10h) command. See Multi-Plane Operations for details.

Multi-Plane Program Cache Operations

The PROGRAM PAGE MULTI-PLANE (80h-11h) command can be used to improve program cache operation system performance by enabling multiple pages to be moved from the cache registers to the data registers and, while the pages are being transferred from the data registers to different planes of the NAND Flash array, free the cache registers to receive data input from the host. This is done by prepending one or more PRO-GRAM PAGE MULTI-PLANE (80h-11h) commands in front of the PROGRAM PAGE CACHE (80h-15h) command. See Multi-Plane Operations for details.

PROGRAM PAGE (80h-10h)

The PROGRAM PAGE (80h-10h) command enables the host to input data to a cache register, and moves the data from the cache register to the specified block and page address in the array of the selected die (LUN). This command is accepted by the die (LUN)



when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN) when it is busy with a PROGRAM PAGE CACHE (80h-15h) operation (RDY = 1, ARDY = 0).

To input a page to the cache register and move it to the NAND array at the block and page address specified, write 80h to the command register. Unless this command has been preceded by a PROGRAM PAGE MULTI-PLANE (80h-11h) command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Then write five address cycles containing the column address and row address. Data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle the CHANGE WRITE COLUMN (85h) and CHANGE ROW ADDRESS (85h) commands may be issued. When data input is complete, write 10h to the command register. The selected LUN will go busy (RDY = 0, ARDY = 0) for ^tPROG as data is transferred.

To determine the progress of the data transfer, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) may be used. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the status of the FAIL bit.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) for status output. Use of the READ STATUS (70h) command could cause more than one die (LUN) to respond, resulting in bus contention.

The PROGRAM PAGE (80h-10h) command is used as the final command of a multiplane program operation. It is preceded by one or more PROGRAM PAGE MULTI-PLANE (80h-11h) commands. Data is transferred from the cache registers for all of the addressed planes to the NAND array. The host should check the status of the operation by using the status operations (70h, 78h). See Multi-Plane Operations for multi-plane addressing requirements.




Figure 35: PROGRAM PAGE (80h-10h) Operation



PROGRAM PAGE CACHE (80h-15h)

The PROGRAM PAGE CACHE (80h-15h) command enables the host to input data to a cache register; copies the data from the cache register to the data register; then moves the data register contents to the specified block and page address in the array of the selected die (LUN). After the data is copied to the data register, the cache register is available for additional PROGRAM PAGE CACHE (80h-15h) or PROGRAM PAGE (80h-10h) commands. The PROGRAM PAGE CACHE (80h-15h) command is accepted by the die (LUN) when it is ready (RDY =1, ARDY = 1). It is also accepted by the die (LUN) when busy with a PROGRAM PAGE CACHE (80h-15h) operation (RDY = 1, ARDY = 0).

To input a page to the cache register to move it to the NAND array at the block and page address specified, write 80h to the command register. Unless this command has been preceded by a PROGRAM PAGE MULTI-PLANE (80h-11h) command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Then write five address cycles containing the column address and row address. Data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle the CHANGE WRITE COLUMN (85h) and CHANGE ROW ADDRESS (85h) commands may be issued. When data input is complete, write 15h to the command register. The selected LUN will go busy (RDY = 0, ARDY = 0) for ^tCBSY to allow the data register to become available from a previous program cache operation. to copy data from the cache register to the data register.

vious program cache operation, to copy data from the cache register to the data register, and then to begin moving the data register contents to the specified page and block address.

To determine the progress of ^tCBSY, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) can be used. When the LUN's status shows that it is busy with a PROGRAM CACHE operation (RDY = 1, ARDY = 0), the host should check the status of the FAILC bit to see if a previous cache operation was successful.

If, after ^tCBSY, the host wants to wait for the program cache operation to complete, without issuing the PROGRAM PAGE (80h-10h) command, the host should monitor AR-DY until it is 1. The host should then check the status of the FAIL and FAILC bits.

In devices with more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) for status output. Use of the READ STATUS (70h) command could cause more than one die (LUN) to respond, resulting in bus contention.

The PROGRAM PAGE CACHE (80h-15h) command is used as the final command of a multi-plane program cache operation. It is preceded by one or more PROGRAM PAGE MULTI-PLANE (80h-11h) commands. Data for all of the addressed planes is transferred from the cache registers to the corresponding data registers, then moved to the NAND Flash array. The host should check the status of the operation by using the status operations (70h, 78h). See Multi-Plane Operations for multi-plane addressing requirements.



Figure 36: PROGRAM PAGE CACHE (80h–15h) Operation (Start)





Figure 37: PROGRAM PAGE CACHE (80h-15h) Operation (End)





PROGRAM PAGE MULTI-PLANE (80h-11h)

The PROGRAM PAGE MULTI-PLANE (80h-11h) command enables the host to input data to the addressed plane's cache register and queue the cache register to ultimately be moved to the NAND Flash array. This command can be issued one or more times. Each time a new plane address is specified that plane is also queued for data transfer. To input data for the final plane and to begin the program operation for all previously queued planes, issue either the PROGRAM PAGE (80h-10h) command or the PROGRAM PAGE CACHE (80h-15h) command. All of the queued planes will move the data to the NAND Flash array. This command is accepted by the die (LUN) when it is ready (RDY = 1).

To input a page to the cache register and queue it to be moved to the NAND Flash array at the block and page address specified, write 80h to the command register. Unless this command has been preceded by an 11h command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Write five address cycles containing the column address and row address; data input cycles follow. Serial data is input beginning at the column address specified. At any time during the data input cycle, the CHANGE WRITE COLUMN (85h) and CHANGE ROW ADDRESS (85h) commands can be issued. When data input is complete, write 11h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for ^tDBSY.

To determine the progress of ^tDBSY, the host can monitor the target's R/B# signal or, alternatively, the status operations (70h, 78h) can be used. When the LUN's status shows that it is ready (RDY = 1), additional PROGRAM PAGE MULTI-PLANE (80h-11h) commands can be issued to queue additional planes for data transfer. Alternatively, the PROGRAM PAGE (80h-10h) or PROGRAM PAGE CACHE (80h-15h) commands can be issued.


When the PROGRAM PAGE (80h-10h) command is used as the final command of a multi-plane program operation, data is transferred from the cache registers to the NAND Flash array for all of the addressed planes during ^tPROG. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the status of the FAIL bit for each of the planes to verify that programming completed successfully.

When the PROGRAM PAGE CACHE (80h-15h) command is used as the final command of a MULTI-PLANE PROGRAM CACHE operation, data is transferred from the cache registers to the data registers after the previous array operations finish. The data is then moved from the data registers to the NAND Flash array for all of the addressed planes. This occurs during ^tCBSY. After ^tCBSY, the host should check the status of the FAILC bit for each of the planes from the previous program cache operation, if any, to verify that programming completed successfully.

For the PROGRAM PAGE MULTI-PLANE (80h-11h), PROGRAM PAGE (80h-10h), and PROGRAM PAGE CACHE (80h-15h) commands, see Multi-Plane Operations for multiplane addressing requirements.



Figure 38: PROGRAM PAGE MULTI-PLANE (80h-11h) Operation





Erase Operations

Erase operations are used to clear the contents of a block in the NAND Flash array to prepare its pages for program operations.

Erase Operations

The ERASE BLOCK (60h-D0h) command, when not preceded by the ERASE BLOCK MULTI-PLANE (60h-D1h) command, erases one block in the NAND Flash array. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that this operation completed successfully.

MULTI-PLANE ERASE Operations

The ERASE BLOCK MULTI-PLANE (60h-D1h) command can be used to further system performance of erase operations by allowing more than one block to be erased in the NAND array. This is done by prepending one or more ERASE BLOCK MULTI-PLANE (60h-D1h) commands in front of the ERASE BLOCK (60h-D0h) command. See Multi-Plane Operations for details.

ERASE BLOCK (60h-D0h)

The ERASE BLOCK (60h-D0h) command erases the specified block in the NAND Flash array. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).


To erase a block, write 60h to the command register. Then write three address cycles containing the row address; the page address is ignored. Conclude by writing D0h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for ^tBERS while the block is erased.

To determine the progress of an ERASE operation, the host can monitor the target's R/B# signal, or alternatively, the status operations (70h, 78h) can be used. When the die (LUN) is ready (RDY = 1, ARDY = 1) the host should check the status of the FAIL bit.

In devices that have more than one die (LUN) per target, during and following interleaved die (multi-LUN) operations, the READ STATUS ENHANCED (78h) command must be used to select only one die (LUN) for status output. Use of the READ STATUS (70h) command could cause more than one die (LUN) to respond, resulting in bus contention.

The ERASE BLOCK (60h-D0h) command is used as the final command of a MULTI-PLANE ERASE operation. It is preceded by one or more ERASE BLOCK MULTI-PLANE (60h-D1h) commands. All of blocks in the addressed planes are erased. The host should check the status of the operation by using the status operations (70h, 78h). See Multi-Plane Operations for multi-plane addressing requirements.

Figure 39: ERASE BLOCK (60h-D0h) Operation





ERASE BLOCK MULTI-PLANE (60h-D1h)


The ERASE BLOCK MULTI-PLANE (60h-D1h) command queues a block in the specified plane to be erased in the NAND Flash array. This command can be issued one or more times. Each time a new plane address is specified, that plane is also queued for a block to be erased. To specify the final block to be erased and to begin the ERASE operation for all previously queued planes, issue the ERASE BLOCK (60h-D0h) command. This command is accepted by the die (LUN) when it is ready (RDY = 1, ARDY = 1).

To queue a block to be erased, write 60h to the command register, then write three address cycles containing the row address; the page address is ignored. Conclude by writing D1h to the command register. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for ^tDBSY.

To determine the progress of ^tDBSY, the host can monitor the target's R/B# signal, or alternatively, the status operations (70h, 78h) can be used. When the LUN's status shows that it is ready (RDY = 1, ARDY = 1), additional ERASE BLOCK MULTI-PLANE (60h-D1h) commands can be issued to queue additional planes for erase. Alternatively, the ERASE BLOCK (60h-D0h) command can be issued to erase all of the queued blocks.

For multi-plane addressing requirements for the ERASE BLOCK MULTI-PLANE (60h-D1h) and ERASE BLOCK (60h-D0h) commands, see Multi-Plane Operations.

Figure 40: ERASE BLOCK MULTI-PLANE (60h–D1h) Operation





Copyback Operations

COPYBACK operations make it possible to transfer data within a plane from one page to another using the cache register. This is particularly useful for block management and wear leveling.

The COPYBACK operation is a two-step process consisting of a COPYBACK READ (00h-35h) and a COPYBACK PROGRAM (85h-10h) command. To move data from one page to another on the same plane, first issue the COPYBACK READ (00h-35h) command. When the die (LUN) is ready (RDY = 1, ARDY = 1), the host can transfer the data to a new page by issuing the COPYBACK PROGRAM (85h-10h) command. When the die (LUN) is again ready (RDY = 1, ARDY = 1), the host should check the FAIL bit to verify that this operation completed successfully.

To prevent bit errors from accumulating over multiple COPYBACK operations, it is recommended that the host read the data out of the cache register after the COPYBACK READ (00h-35h) completes prior to issuing the COPYBACK PROGRAM (85h-10h) command. The CHANGE READ COLUMN (05h-E0h) command can be used to change the column address. The host should check the data for ECC errors and correct them. When the COPYBACK PROGRAM (85h-10h) command is issued, any corrected data can be input. The CHANGE ROW ADDRESS (85h) command can be used to change the column address.

It is not possible to use the COPYBACK operation to move data from one plane to another or from one die (LUN) to another. Instead, use a READ PAGE (00h-30h) or COPY-BACK READ (00h-35h) command to read the data out of the NAND, and then use a PROGRAM PAGE (80h-10h) command with data input to program the data to a new plane or die (LUN).

Between the COPYBACK READ (00h-35h) and COPYBACK PROGRAM (85h-10h) commands, the following commands are supported: status operations (70h, 78h), and column address operations (05h-E0h, 06h-E0h, 85h). Reset operations (FFh, FCh) can be issued after COPYBACK READ (00h-35h), but the contents of the cache registers on the target are not valid.

In devices which have more than one die (LUN) per target, once the COPYBACK READ (00h-35h) is issued, interleaved die (multi-LUN) operations are prohibited until after the COPYBACK PROGRAM (85h-10h) command is issued.

Multi-Plane Copyback Operations

Multi-plane copyback read operations improve read data throughput by copying data simultaneously from more than one plane to the specified cache registers. This is done by prepending one or more READ PAGE MULTI-PLANE (00h-32h) commands in front of the COPYBACK READ (00h-35h) command.

The COPYBACK PROGRAM MULTI-PLANE (85h-11h) command can be used to further system performance of COPYBACK PROGRAM operations by enabling movement of multiple pages from the cache registers to different planes of the NAND Flash array. This is done by prepending one or more COPYBACK PROGRAM (85h-11h) commands in front of the COPYBACK PROGRAM (85h-10h) command. See Multi-Plane Operations for details.



COPYBACK READ (00h-35h)

The COPYBACK READ (00h-35h) command is functionally identical to the READ PAGE (00h-30h) command, except that 35h is written to the command register instead of 30h. See READ PAGE (00h-30h) (page 53) for further details.

Though it is not required, it is recommended that the host read the data out of the device to verify the data prior to issuing the COPYBACK PROGRAM (85h-10h) command to prevent the propagation of data errors.

Figure 41: COPYBACK READ (00h-35h) Operation





Figure 42: COPYBACK READ (00h-35h) with CHANGE READ COLUMN (05h-E0h) Operation





COPYBACK PROGRAM (85h–10h)

The COPYBACK PROGRAM (85h-10h) command is functionally identical to the PRO-GRAM PAGE (80h-10h) command, except that when 85h is written to the command register, cache register contents are not cleared. See PROGRAM PAGE (80h-10h) for further details.

Figure 43: COPYBACK PROGRAM (85h-10h) Operation





Figure 44: COPYBACK PROGRAM (85h-10h) with CHANGE WRITE COLUMN (85h) Operation



COPYBACK READ MULTI-PLANE (00h-32h)


The COPYBACK READ MULTI-PLANE (00h-32h) command is functionally identical to the READ PAGE MULTI-PLANE (00h-32h) command, except that the 35h command is written as the final command. The complete command sequence for the COPYBACK READ PAGE MULTI-PLANE is 00h-32h-00h-35h. See READ PAGE MULTI-PLANE (00h-32h) (page 58) for further details.



COPYBACK PROGRAM MULTI-PLANE (85h-11h)

The COPYBACK PROGRAM MULTI-PLANE (85h-11h) command is functionally identical to the PROGRAM PAGE MULTI-PLANE (80h-11h) command, except that when 85h is written to the command register, cache register contents are not cleared. See PRO-GRAM PAGE MULTI-PLANE (80h-11h) for further details.

Figure 45: COPYBACK PROGRAM MULTI-PLANE (85h-11h) Operation





8Gb Automotive Asynchronous NAND Flash Memory One-Time Programmable (OTP) Operations

One-Time Programmable (OTP) Operations

This Micron NAND Flash device offers a protected, one-time programmable NAND Flash memory area. Each target has a an OTP area with a range of OTP pages (see Table 14 (page 73)); the entire range is guaranteed to be good. Customers can use the OTP area in any way they desire; typical uses include programming serial numbers or other data for permanent storage.

The OTP area leaves the factory in an erased state (all bits are 1). Programming an OTP page changes bits that are 1 to 0, but cannot change bits that are 0 to 1. The OTP area cannot be erased, even if it is not protected. Protecting the OTP area prevents further programming of the pages in the OTP area.

Enabling the OTP Operation Mode

The OTP area is accessible while the OTP operation mode is enabled. To enable OTP operation mode, issue the SET FEATURES (EFh) command to feature address 90h and write 01h to P1, followed by three cycles of 00h to P2 through P4.

When the target is in OTP operation mode, all subsequent PAGE READ (00h-30h) and PROGRAM PAGE (80h-10h) commands are applied to the OTP area.

ERASE commands are not valid while the target is in OTP operation mode.

Programming OTP Pages

Each page in the OTP area is programming using the PROGRAM OTP PAGE (80h-10h) command. Each page can be programmed more than once, in sections, up to the maximum number allowed (see NOP in Table 14 (page 73)). The pages in the OTP area must be programmed in ascending order.

If the host issues a PAGE PROGRAM (80h-10h) command to an address beyond the maximum page-address range, the target will be busy for ^tOBSY and the WP# status register bit will be 0, meaning that the page is write-protected.

Protecting the OTP Area

To protect the OTP area, issue the OTP PROTECT (80h-10h) command to the OTP Protect Page. When the OTP area is protected it cannot be programmed further. It is not possible to unprotect the OTP area after it has been protected.

Reading OTP Pages

To read pages in the OTP area, whether the OTP area is protected or not, issue the PAGE READ (00h-30h) command.

If the host issues the PAGE READ (00h-30h) command to an address beyond the maximum page-address range, the data output will not be valid. To determine whether the target is busy during an OTP operation, either monitor R/B# or use the READ STATUS (70h) command. Use of the READ STATUS ENHANCED (78h) command is prohibited while the OTP operation is in progress.

Returning to Normal Array Operation Mode

To exit OTP operation mode and return to normal array operation mode, issue the SET FEATURES (EFh) command to feature address 90h and write 00h to P1 through P4.

If the RESET (FFh) command is issued while in OTP operation mode, the target will exit OTP operation mode and enter normal operating mode. If the synchronous interface is active, the target will exit OTP operation and enable the asynchronous interface.



8Gb Automotive Asynchronous NAND Flash Memory One-Time Programmable (OTP) Operations

Table 14: OTP Area Details

Description	Value
Number of OTP pages	30
OTP protect page address	01h
OTP start page address	02h
Number of partial page programs (NOP) to each OTP page	8

PROGRAM OTP PAGE (80h-10h)

The PROGRAM OTP PAGE (80h-10h) command is used to write data to the pages within the OTP area. To program data in the OTP area, the target must be in OTP operation mode.

To use the PROGRAM OTP PAGE (80h-10h) command, issue the 80h command. Issue five address cycles including the column address, the page address within the OTP page range, and a block address of 0. Next, write the data to the cache register using data input cycles. After data input is complete, issue the 10h command.


R/B# goes LOW for the duration of the array programming time, ^tPROG. The READ STA-TUS (70h) command is the only valid command for reading status in OTP operation mode. The RDY bit of the status register will reflect the state of R/B#. Use of the READ STATUS ENHANCED (78h) command is prohibited.

When the target is ready, read the FAIL bit of the status register to determine whether the operation passed or failed (see Table 13 (page 42)).

The PROGRAM OTP PAGE (80h-10h) command also accepts the CHANGE WRITE COL-UMN (85h) command during data input.

If a PROGRAM PAGE command is issued to the OTP area after the area has been protected, then R/B# goes LOW for ^tOBSY. After ^tOBSY, the status register is set to 60h.


Figure 46: PROGRAM OTP PAGE (80h-10h) Operation





8Gb Automotive Asynchronous NAND Flash Memory One-Time Programmable (OTP) Operations

Figure 47: PROGRAM OTP PAGE (80h-10h) with CHANGE WRITE COLUMN (85h) Operation



PROTECT OTP AREA (80h-10h)

The PROTECT OTP AREA (80h-10h) command is used to prevent further programming of the pages in the OTP area. The protect the OTP area, the target must be in OTP operation mode.

To protect all data in the OTP area, issue the 80h command. Issue five address cycles including the column address, OTP protect page address and block address; the column and block addresses are fixed to 0. Next, write 00h data for the first byte location and issue the 10h command.

R/B# goes LOW for the duration of the array programming time, ^tPROG. The READ STA-TUS (70h) command is the only valid command for reading status in OTP operation mode. The RDY bit of the status register will reflect the state of R/B#. Use of the READ STATUS ENHANCED (78h) command is prohibited.


When the target is ready, read the FAIL bit of the status register to determine if the operation passed or failed (see Table 13 (page 42)).


If the PROTECT OTP AREA (80h-10h) command is issued after the OTP area has already been protected, R/B# goes LOW for ^tOBSY. After ^tOBSY, the status register is set to 60h.



8Gb Automotive Asynchronous NAND Flash Memory One-Time Programmable (OTP) Operations

Figure 48: PROTECT OTP AREA (80h-10h) Operation





READ OTP PAGE (00h-30h)

The READ OTP PAGE (00h-30h) command is used to read data from the pages in the OTP area. To read data in the OTP area, the target must be in OTP operation mode.


To use the READ OTP PAGE (00h-30h) command, issue the 00h command. Issue five address cycles including the column address, the page address within the OTP page range, and a block address of 0. Next, issue the 30h command. The selected die (LUN) will go busy (RDY = 0, ARDY = 0) for ^tR as data is transferred.

To determine the progress of the data transfer, the host can monitor the target's R/B# signal, or alternatively the READ STATUS (70h) command can be used. If the status operations are used to monitor the die's (LUN's) status, when the die (LUN) is ready (RDY = 1, ARDY = 1) the host disables status output and enables data output by issuing the READ MODE (00h) command. When the host requests data output, it begins at the column address specified.

Additional pages within the OTP area can be read by repeating the READ OTP PAGE (00h-30h) command.

The READ OTP PAGE (00h-30h) command is compatible with the CHANGE READ COL-UMN (05h-E0h) command. Use of the READ STATUS ENHANCED (78h) and CHANGE READ COLUMN ENHANCED (06h-E0h) commands are prohibited.

Figure 49: READ OTP PAGE (00h-30h) Operation





Output Slew Rate

The output slew rate is tested using the following setup with only one die per DQ channel.

Table 15: Test Conditions for Output Slew Rate

Parameter	Value
V _{OL(DC)}	0.3 × V _{CCQ}
V _{OH(DC)}	0.7 × V _{CCQ}
V _{OL(AC)}	$0.2 \times V_{CCQ}$
V _{OH(AC)}	0.8 × V _{CCQ}
Rising edge (^t RISE)	V _{OL(DC)} to V _{OH(AC)}
Falling edge (^t FALL)	V _{OH(DC)} to V _{OL(AC)}
Output capacitive load (C _{LOAD})	5pF
Temperature range	T _A

Table 16: Output Slew Rate (V_{CCQ} = 2.7–3.6V)

Output Drive Strength	Min	Мах	Unit
Overdrive 2	1.5	10.0	V/ns
Overdrive 1	1.5	9.0	V/ns
Nominal	1.2	7.0	V/ns
Underdrive	1.0	5.5	V/ns



Multi-Plane Operations

Each NAND Flash logical unit (LUN) is divided into multiple physical planes. Each plane contains a cache register and a data register independent of the other planes. The planes are addressed via the low-order block address bits. Specific details are provided in Device and Array Organization.

Multi-plane operations make better use of the NAND Flash arrays on these physical planes by performing concurrent READ, PROGRAM, or ERASE operations on multiple planes, significantly improving system performance. Multi-plane operations must be of the same type across the planes; for example, it is not possible to perform a PROGRAM operation on one plane with an ERASE operation on another.

When issuing MULTI-PLANE PROGRAM or ERASE operations, use the READ STATUS (70h) command and check whether the previous operation(s) failed. If the READ STA-TUS (70h) command indicates that an error occurred (FAIL = 1 and/or FAILC = 1), use the READ STATUS ENHANCED (78h) command—time for each plane—to determine which plane operation failed.

Multi-Plane Addressing

Multi-plane commands require an address per operational plane. For a given multiplane operation, these addresses are subject to the following requirements:

- The LUN address bit(s) must be identical for all of the issued addresses.
- The plane select bit, BA[7], must be different for each issued address.
- The page address bits, PA[6:0], must be identical for each issued address.

The READ STATUS (70h) command should be used following MULTI-PLANE PROGRAM PAGE and ERASE BLOCK operations on a single die (LUN).



8Gb Automotive Asynchronous NAND Flash Memory Interleaved Die (Multi-LUN) Operations

Interleaved Die (Multi-LUN) Operations

In devices that have more than one die (LUN) per target, it is possible to improve performance by interleaving operations between the die (LUNs). An interleaved die (multi-LUN) operation is one that individual die (LUNs) involved may be in any combination of busy or ready status during operations.

Interleaved die (multi-LUN) operations are prohibited following RESET (FFh, FCh), identification (90h, ECh, EDh), and configuration (EEh, EFh) operations until ARDY =1 for all of the die (LUNs) on the target.

During an interleaved die (multi-LUN) operation, there are two methods to determine operation completion. The R/B# signal indicates when all of the die (LUNs) have finished their operations. R/B# remains LOW while any die (LUN) is busy. When R/B# goes HIGH, all of the die (LUNs) are idle and the operations are complete. Alternatively, the READ STATUS ENHANCED (78h) command can report the status of each die (LUN) individually.

If a die (LUN) is performing a cache operation, like PROGRAM PAGE CACHE (80h-15h), then the die (LUN) is able to accept the data for another cache operation when status register bit 6 is 1. All operations, including cache operations, are complete on a die when status register bit 5 is 1.

Use the READ STATUS ENHANCED (78h) command to monitor status for the addressed die (LUN). When multi-plane commands are used with interleaved die (multi-LUN) operations, the multi-plane commands must also meet the requirements, see Multi-Plane Operations for details. After the READ STATUS ENHANCED (78h) command has been issued, the READ STATUS (70h) command may be issued for the previously addressed die (LUN).

See Command Definitions for the list of commands that can be issued while other die (LUNs) are busy.

During an interleaved die (multi-LUN) operation that involves a PROGRAM-series (80h-10h, 80h-15h, 80h-11h) operation and a READ operation, the PROGRAM-series operation must be issued before the READ-series operation. The data from the READ-series operation must be output to the host before the next PROGRAM-series operation is issued. This is because the 80h command clears the cache register contents of all cache registers on all planes.

During a interleaved die (multi-LUN) operation that involves PROGRAM-series (80h-10h, 80h-15h, 80h-11h) operations between multiple die (LUNs) on the same target, after data is inputted to the first die (LUN) addressed in that interleaved die (multi-LUN) sequence, before addressing the next die (LUN) with a PROGRAM-series (80h-10h, 80h-15h, 80h-11h) operation a program confirm command (via 80h-10h, 80-15h) must be issued to begin the array programming of the pervious die (LUN). If this is not done by the host prior to addressing the next die (LUN), data in all the cache registers of the previously die (LUNs) will be cleared by the PROGRAM-series (80h-10h, 80h-15h, 80h-11h) operation to the next die (LUN) in the interleaved die (multi-LUN) sequence. Utilizing the Program Clear functionality in feature address 01h can be utilized to avoid a PROGRAM-series (80h-10h, 80h-15h, 80h-11h) operation from clearing the contents of non-addressed NAND planes.

When issuing combinations of commands to multiple die (LUNs) (e.g. Reads to one die (LUN) and Programs to another die (LUN)) or Reads to one die (LUN) and Reads to another die (LUN)), the host shall issue the READ STATUS ENHANCED (78h) command



8Gb Automotive Asynchronous NAND Flash Memory Interleaved Die (Multi-LUN) Operations

before reading data from any LUN. This ensures that only the LUN selected by the READ STATUS ENHANCED (78h) command responds to a data output cycle after being put into data output mode, and thus avoiding bus contention. After the READ STATUS ENHANCED (78h) command is issued to the selected die (LUN) a CHANGE READ COL-UMN (05h-E0h) or CHANGE READ COLUMN ENHANCED (06h-E0h) command shall be issued prior to any data output from the selected die (LUN).



Error Management

Each NAND Flash die (LUN) is specified to have a minimum number of valid blocks (NVB) of the total available blocks. This means the die (LUNs) could have blocks that are invalid when shipped from the factory. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the minimum required ECC. Additional blocks can develop with use. However, the total number of available blocks per die (LUN) will not fall below NVB during the endurance life of the product.

Although NAND Flash memory devices could contain bad blocks, they can be used quite reliably in systems that provide bad-block management and error-correction algorithms. This type of software environment ensures data integrity.

Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by attempting to program the bad-block mark into every location in the first page of each invalid block. It may not be possible to program every location with the bad-block mark. However, the first spare area location in each bad block is guaranteed to contain the bad-block mark. This method is compliant with ONFI Factory Defect Mapping requirements. See the following table for the first spare area location and the bad-block mark.

System software should check the first spare area location on the first page of each block prior to performing any PROGRAM or ERASE operations on the NAND Flash device. A bad block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Because invalid blocks could be marginal, it may not be possible to recover this information if the block is erased.

Over time, some memory locations may fail to program or erase properly. In order to ensure that data is stored properly over the life of the NAND Flash device, the following precautions are required:

- Always check status after a PROGRAM or ERASE operation
- Under typical conditions, use the minimum required ECC (see table below)
- Use bad-block management and wear-leveling algorithms

The first block (physical block address 00h) for each CE# is guaranteed to be valid with ECC when shipped from the factory.

Table 17: Error Management Details

Description	Requirement
Minimum number of valid blocks (NVB) per LUN	2008
Total available blocks per LUN	2048
First spare area location	Byte 4096
Bad-block mark	00h
Minimum required ECC	4-bit ECC per 540 bytes of data



Output Drive Impedance

Because NAND Flash is designed for use in systems that are typically point-to-point connections, an option to control the drive strength of the output buffers is provided. Drive strength should be selected based on the expected loading of the memory bus. There are four supported settings for the output drivers: overdrive 2, overdrive 1, nominal, and underdrive.

The nominal output drive strength setting is the power-on default value. The host can select a different drive strength setting using the SET FEATURES (EFh) command.

The output impedance range from minimum to maximum covers process, voltage, and temperature variations. Devices are not guaranteed to be at the nominal line.

Range	Process	Voltage	Temperature
Minimum	Fast-Fast	3.6V	T _A (MIN)
Nominal	Typical-Typical	3.3V	+25°C
Maximum	Slow-Slow	2.7V	T _A (MAX)

Table 18: Output Drive Strength Conditions (V_{CCQ} = 2.7–3.6V)

Output Strength	Rpd/Rpu	V _{OUT} to V _{SSQ}	Minimum	Nominal	Maximum	Unit
Overdrive 2	Rpd	V _{CCQ} X 0.2	7.0	16.2	28.7	ohms
		V _{CCQ} X 0.5	9.0	18.0	36.0	ohms
		V _{CCQ} X 0.8	11.8	21.0	50.0	ohms
	Rpu	V _{CCQ} X 0.2	11.8	21.0	50.0	ohms
		V _{CCQ} X 0.5	9.0	18.0	36.0	ohms
		V _{CCQ} X 0.8	7.0	14.0	28.7	ohms
Overdrive 1	Rpd	V _{CCQ} X 0.2	9.3	22.3	40.0	ohms
	V _{CCQ} X 0.5	12.6	25.0	50.0	ohms	
	V _{CCQ} X 0.8	16.3	29.0	68.0	ohms	
	Rpu	V _{CCQ} X 0.2	16.3	29.0	68.0	ohms
		V _{CCQ} X 0.5	12.6	25.0	50.0	ohms
		V _{CCQ} X 0.8	9.3	19.0	40.0	ohms
Nominal	Rpd	V _{CCQ} X 0.2	12.8	32.0	58.0	ohms
		V _{CCQ} X 0.5	18.0	35.0	70.0	ohms
		V _{CCQ} X 0.8	23.0	40.0	95.0	ohms
	Rpu	V _{CCQ} X 0.2	23.0	40.0	95.0	ohms
		V _{CCQ} X 0.5	18.0	35.0	70.0	ohms
		V _{CCQ} X 0.8	12.8	32.0	58.0	ohms

Table 19: Output Drive Strength Impedance Values (V_{CCQ} = 2.7–3.6V)



Table 19: Output Drive Strength Impedance Values ($V_{CCQ} = 2.7-3.6V$) (Continued)

Output Strength	Rpd/Rpu	V _{OUT} to V _{SSQ}	Minimum	Nominal	Maximum	Unit
Underdrive	Rpd	V _{CCQ} X 0.2	18.4	45.0	80.0	ohms
		V _{CCQ} X 0.5	25.0	50.0	100.0	ohms
		V _{CCQ} X 0.8	32.0	57.0	136.0	ohms
	Rpu	V _{CCQ} X 0.2	32.0	57.0	136.0	ohms
		V _{CCQ} X 0.5	25.0	50.0	100.0	ohms
		V _{CCQ} X 0.8	18.4	45.0	80.0	ohms

Table 20: Pull-Up and Pull-Down Output Impedance Mismatch

Drive Strength	Minimum	Maximum	Unit	Notes
Overdrive 2	0	6.3	ohms	1, 2
Overdrive 1	0	8.8	ohms	1, 2
Nominal	0	12.3	ohms	1, 2
Underdrive	0	17.5	ohms	1, 2

Notes: 1. Mismatch is the absolute value between pull-up and pull-down impedances. Both are measured at the same temperature and voltage.

2. Test conditions: $V_{CCQ} = V_{CCQ}$ (MIN), $V_{OUT} = V_{CCQ} \times 0.5$, $T_A = T_{OPER}$.



AC Overshoot/Undershoot Specifications

The supported AC overshoot and undershoot area depends on the timing mode selected by the host.

Table 21: Asynchronous Overshoot/Undershoot Parameters

		Timing Mode					
Parameter	0	1	2	3	4	5	Unit
Maximum peak amplitude provided for overshoot area	1	1	1	1	1	1	V
Maximum peak amplitude provided for un- dershoot area	1	1	1	1	1	1	V
Maximum overshoot area above V _{CCQ}	3	3	3	3	3	3	V-ns
Maximum undershoot area below V _{SSQ}	3	3	3	3	3	3	V-ns

Figure 50: Overshoot





Figure 51: Undershoot





Electrical Specifications

Stresses greater than those listed can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not guaranteed. Exposure to absolute maximum rating conditions for extended periods can affect reliability.

Table 22: Absolute Maximum Ratings by Device

Parameter	Symbol	Min ¹	Max ¹	Unit
Voltage input	V _{IN}	-0.6	4.6	V
V _{CC} supply voltage	V _{CC}	-0.6	4.6	V
V _{CCQ} supply voltage	V _{CCQ}	-0.6	4.6	V
Storage temperature	T _{STG}	-65	150	°C

Note: 1. Voltage on any pin relative to V_{SS}.

Table 23: Recommended Operating Conditions

Parameter		Symbol	Min	Тур	Max	Unit
Operating temperature	Automotive	T _A	-40	-	+105	°C
V _{CC} supply voltage		V _{CC}	2.7	3.3	3.6	V
V _{CCQ} supply voltage (3.3V)		V _{CCQ}	2.7	3.3	3.6	V
V _{ss} ground voltage		V _{SS}	0	0	0	V

Table 24: Valid Blocks per LUN

Parameter	Symbol	Min	Мах	Unit	Notes
Valid block number	NVB	2008	2048	Blocks	1

Note: 1. Invalid blocks are block that contain one or more bad bits beyond ECC. The device may contain bad blocks upon shipment. Additional bad blocks may develop over time; how-ever, the total number of available blocks will not drop below NVB during the endur-ance life of the device. Do not erase or program blocks marked invalid from the factory.

Table 25: Capacitance: 48-Pin TSOP Package

Description	Symbol Device		Max	Unit	Notes
Input capacitance – ALE, CE#, CLE, RE#, WE#, WP#	C _{IN}	Single die package	10	pF	1
Input/output capacitance – DQ[7:0]	C _{IO}	Single die package	5	pF	1

Note: 1. These parameters are verified in device characterization and are not 100% tested. Test conditions: $T_C = 25^{\circ}C$; f = 1 MHz; Vin = 0V.



8Gb Automotive Asynchronous NAND Flash Memory Electrical Specifications – DC Characteristics and Operating Conditions (Asynchronous)

Table 26: Test Conditions

Parameter	Value	Notes
Rising input transition	V _{IL(DC)} to V _{IH(AC)}	1
Falling input transition	V _{IH(DC)} to V _{IL(AC)}	1
Input rise and fall slew rates	1 V/ns	-
Input and output timing levels	V _{CCQ} /2	-
Output load: Nominal output drive strength	C _L = 5pF	2, 3

- Notes: 1. The receiver will effectively switch as a result of the signal crossing the AC input level; it will remain in that status as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.
 - 2. Transmission line delay is assumed to be very small.
 - 3. This test setup applies to all package configurations.

Electrical Specifications – DC Characteristics and Operating Conditions (Asynchronous)

Table 27: DC Characteristics and Operating Conditions (Asynchronous Interface)

Parameter	Conditions	Symbol	Min ¹	Typ ¹	Max ¹	Unit
Array read current (active)	-	I _{CC1_A}	-	20	50	mA
Array program current (ac- tive)	-	I _{CC2_A}	-	20	50	mA
Erase current (active)	-	I _{CC3_A}	-	20	50	mA
I/O burst read current	^t RC = ^t RC (MIN); I _{OUT} = 0mA	I _{CC4R_A}	-	5	10	mA
I/O burst write current	^t WC = ^t WC (MIN)	I _{CC4w_A}	-	5	10	mA
Bus idle current	_	I _{CC5_A}	-	3	5	mA
Current during first RESET command after power-on	_	I _{CC6}	-	-	10	mA
Standby current - V _{CC}	CE# = V _{CCQ} - 0.2V; WP# = 0V/V _{CCQ}	I _{SB}	-	10	50	μA
Standby current - V _{CCQ}	CE# = V _{CCQ} - 0.2V; WP# = 0V/V _{CCQ}	I _{SBQ}	-	3	10	μA
Staggered power-up current	^t RISE = 1ms; C _{LINE} = 0.1uF	I _{ST}	-	-	10	mA

Note: 1. All values are per die (LUN) unless otherwise specified.



Electrical Specifications – DC Characteristics and Operating Conditions (V_{CCQ})

Table 28: DC Characteristics and Operating Conditions (3.3V V_{CCQ})

Parameter	Condition	Symbol	Min	Тур	Мах	Unit	Notes
AC input high voltage	CE#, DQ[7:0], DQS, ALE, CLE, CLK	V _{IH(AC)}	$0.8 \times V_{CCQ}$	_	V _{CCQ} + 0.3	V	
AC input low voltage	(WE#), W/R# (RE#), WP#	V _{IL(AC)}	-0.3	-	$0.2 \times V_{CCQ}$	V	
DC input high voltage	DQ[7:0], DQS, ALE, CLE, CLK	V _{IH(DC)}	$0.7 \times V_{CCQ}$	_	V _{CCQ} + 0.3	V	
DC input low voltage	(WE#), W/R# (RE#)	V _{IL(DC)}	-0.3	_	$0.3 \times V_{CCQ}$	V	
Input leakage current	Any input $V_{IN} = 0V$ to V_{CCQ} (all other pins under test = 0V)	I _{LI}	-	-	±10	μA	
Output leakage cur- rent	DQ are disabled; $V_{OUT} = 0V$ to V_{CCQ}	I _{LO}	-	-	±10	μA	1
Output low current (R/B#)	V _{OL} = 0.4V	I _{OL} (R/B#)	8	10	-	mA	2

Notes: 1. All leakage currents are per die (LUN). Two die (LUNs) have a maximum leakage current of $\pm 20\mu$ A and four die (LUNs) have a maximum leakage current of $\pm 40\mu$ A in the asynchronous interface.

2. DC characteristics may need to be relaxed if R/B# pull-down strength is not set to full strength. See Table 19 (page 81) for additional details.



8Gb Automotive Asynchronous NAND Flash Memory Electrical Specifications – AC Characteristics and Operating Conditions (Asynchronous)

Electrical Specifications – AC Characteristics and Operating Conditions (Asynchronous)

Mode 0 Mode 1 Mode 2 Mode 3 Mode 4 Mode 5 Мах Min Max Min Max Parameter Symbol Min Max Min | Max Min | Min Max Unit Notes 100 50 35 30 25 20 Clock period ns ≈10 ≈33 ≈40 ≈50 Frequency ≈20 ≈28 MHz ALE to data start ^tADL 200 100 100 100 70 70 1 _ _ _ _ _ ns ^tALH ALE hold time 20 10 10 5 5 5 _ _ _ ns ^tALS ALE setup time 50 _ 25 _ 15 _ 10 _ 10 _ 10 _ ns ^tAR ALE to RE# delay 25 10 10 10 10 10 _ _ _ _ _ _ ns ^tCEA CE# access time 100 30 25 25 45 25 _ _ _ _ _ _ ns CE# hold time ^tCH 20 10 10 5 5 5 _ _ _ _ ns _ _ CE# HIGH to output ^tCHZ 100 _ 50 50 50 30 30 2 _ _ _ ns High-Z CLE hold time ^tCLH 20 _ 10 _ 10 _ 5 _ 5 5 _ ns _ ^tCLR CLE to RE# delay 20 _ 10 _ 10 _ 10 _ 10 _ 10 _ ns ^tCLS CLE setup time 50 25 15 _ _ _ 10 _ 10 _ 10 _ ns CE# HIGH to output ^tCOH 0 _ 15 _ 15 _ 15 _ 15 _ 15 _ ns hold CE# setup time tCS 70 35 25 25 20 15 _ _ _ _ _ _ ns Data hold time ^tDH 20 10 5 5 5 5 _ _ _ _ _ _ ns ^tDS Data setup time 40 20 15 10 10 7 _ _ _ _ _ _ ns Output High-Z to ^tIR 10 _ 0 0 _ 0 _ 0 _ 0 _ _ ns **RE# LOW** ^tRC RE# cycle time 100 50 35 30 25 20 _ _ _ _ _ _ ns RE# access time ^tRFA 40 30 25 20 20 3 16 _ _ _ _ _ _ ns **RE# HIGH hold time** ^tREH 15 10 7 30 15 10 3 ns _ _ _ _ _ _ **RE# HIGH to output** ^tRHOH 0 15 15 15 15 3 _ _ 15 _ _ _ _ ns hold RE# HIGH to WE# ^tRHW 200 100 100 100 100 100 _ _ _ ns _ _ _ LOW **RE# HIGH to output** ^tRHZ _ 200 100 _ 100 100 _ 100 100 ns 2, 3 _ _ _ High-Z RE# LOW to output ^tRLOH 3 0 _ 0 _ 0 _ 0 _ 5 _ 5 _ ns hold **RE#** pulse width ^tRP 50 _ 25 _ 17 _ 15 _ 12 _ 10 _ ns Ready to RE# LOW tRR 40 20 20 20 20 20 _ _ _ _ _ _ ns WE# HIGH to ^tWB 200 100 100 100 100 100 ns 4 _ _ _ _ _ _ R/B# LOW WE# cycle time tWC 100 45 35 30 25 20 _ _ _ _ _ _ ns

Table 29: AC Characteristics: Asynchronous Command, Address, and Data

PDF: 09005aef85e656c8 m61a_automotive_105C_async_nand.pdf - Rev. B 06/15 EN



8Gb Automotive Asynchronous NAND Flash Memory Electrical Specifications – AC Characteristics and Operating Conditions (Asynchronous)

		Mo	de O	Mode 1		Mode 2		Mode 3		Mode 4		Mode 5			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
WE# HIGH hold time	tWH	30	-	15	-	15	-	10	-	10	-	7	-	ns	
WE# HIGH to RE# LOW	tWHR	120	_	80	_	80	-	60	-	60	-	60	_	ns	
WE# pulse width	tWP	50	-	25	-	17	_	15	-	12	-	10	-	ns	
WP# transition to WE# LOW	tWW	100	-	100	-	100	-	100	-	100	-	100	_	ns	

Table 29: AC Characteristics: Asynchronous Command, Address, and Data (Continued)

Notes: 1. Timing for ^tADL begins in the address cycle, on the final rising edge of WE# and ends with the first rising edge of WE# for data input.

- 2. Data transition is measured ±200mV from steady-steady voltage with load. This parameter is sampled and not 100 percent tested.
- 3. AC characteristics may need to be relaxed if output drive strength is not set to at least nominal.
- 4. Do not issue a new command during ^tWB, even if R/B# or RDY is ready.



8Gb Automotive Asynchronous NAND Flash Memory Electrical Specifications – Array Characteristics

Electrical Specifications – Array Characteristics

Table 30: Array Characteristics

Parameter	Symbol	Тур	Мах	Unit	Notes
Number of partial page programs	NOP	-	4	Cycles	1
ERASE BLOCK operation time	^t BERS	0.7	3	ms	
Cache busy	^t CBSY	3	500	μs	
Dummy busy time	^t DBSY	0.5	1	μs	
Cache read busy time	^t RCBSY	3	25	μs	
Busy time for SET FEATURES and GET FEATURES operations	^t FEAT	_	1	μs	
Busy time for interface change	^t ITC	_	1	μs	2
LAST PAGE PROGRAM operation time	^t LPROG	_	-	μs	3
Busy time for OTP DATA PROGRAM operation if OTP is protected	tOBSY	_	30	μs	
Power-on reset time	^t POR	_	1	ms	
PROGRAM PAGE operation time	^t PROG	230	500	μs	
READ PAGE operation time	^t R	_	25	μs	
Device reset time (Read/Program/Erase)	^t RST	_	5/10/500	μs	4

Notes: 1. The pages in the OTP Block have an NOP of 8.

- ^tITC (MAX) is the busy time when the interface changes from asynchronous to synchronous using the SET FEATURES (EFh) command or synchronous to asynchronous using the RESET (FFh) command. During the ^tITC time, any command, including READ STATUS (70h) and READ STATUS ENHANCED (78h), is prohibited.
- 3. ^tLPROG = ^tPROG (last page) + ^tPROG (last page 1) command load time (last page) address load time (last page) data load time (last page).
- 4. If RESET command is issued when the target is READY, the target goes busy for a maximum of $5\mu s.$



Asynchronous Interface Timing Diagrams

Figure 52: RESET Operation




Figure 53: READ STATUS Cycle






Figure 54: READ STATUS ENHANCED Cycle






Figure 55: READ PARAMETER PAGE




Figure 56: READ PAGE






Figure 57: READ PAGE Operation with CE# "Don't Care"






Figure 58: CHANGE READ COLUMN






Figure 59: READ PAGE CACHE SEQUENTIAL






Figure 60: READ PAGE CACHE RANDOM






Figure 61: READ ID Operation




Figure 62: PROGRAM PAGE Operation






Figure 63: PROGRAM PAGE Operation with CE# "Don't Care"




Figure 64: PROGRAM PAGE Operation with CHANGE WRITE COLUMN






Figure 65: PROGRAM PAGE CACHE




Figure 66: PROGRAM PAGE CACHE Ending on 15h






Figure 67: COPYBACK





Figure 68: ERASE BLOCK Operation





Revision History

Rev. B – 6/15

• Updated status from Preliminary to Production

Rev. A - 3/15

• Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.

Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for NAND Flash category:

Click to view products by Micron manufacturer:

Other Similar products are found below :

EAN62827101 S34ML01G200GHI000 S34ML02G200TFI003 S34MS02G200BHI000 S34MS02G200TFI000 MT29F256G08AUCABH3-10ITZ:A MT29F4G08ABADAWP-ITX:D MT29F2G08ABAEAH4:E GD5F1GQ4UBYIGR AS5F34G04SND-08LIN AS5F14G04SND-10LIN AS5F12G04SND-10LIN AS5F31G04SND-08LIN AS5F18G04SND-10LIN AS5F38G04SND-08LIN MKDV32GCL-STL GD5F1GQ5UEYIGR GD5F1GQ5REYIGR GD5F1GQ5UEYIGY S34MS01G204BHI013 S34ML08G101TFI003 S34ML02G200BHI003 S34MS02G200GHI000 GD5F1GQ5UEYIHR MT29F1G08ABAEAWP-AITX:E S34ML02G104BHA013 MT29F1G08ABADAWP-IT:D TC58NVG0S3HTA00 MT29F4G08ABADAH4:D MT29F2G01ABAGDWB-IT:G IS34ML01G084-TLI IS34MW01G164-BLI IS34ML01G084-BLI IS34ML01G081-BLI MT29F4G08ABBDAHC-AIT:D TR MT29F4G08ABADAWP-IT:D S34MS04G100TFI000 MT29F32G08ABAAAWP-ITZ:A S34ML02G200TFA000 S34ML08G201TFV000 S34ML02G200TFB000 S34MS01G200TFI000 S34ML01G100BHI000 S34ML01G100TFI000 S34ML01G200BHI000 S34ML01G200TFI000 S34ML02G100TFI000 S34ML04G200BHI000 S34ML04G200TFI000 S34MS01G200BHI000