

# **RLDRAM 3**

# MT44K32M18 - 2 Meg x 18 x 16 Banks

# MT44K16M36 - 1 Meg x 36 x 16 Banks

# **Features**

- 1066 MHz DDR operation (2133 Mb/s/ball data rate)
- 76.8 Gb/s peak bandwidth (x36 at 1066 MHz clock frequency)
- Organization
  - 32 Meg x 18, and 16 Meg x 36 common I/O (CIO) 16 banks
- 1.2V center-terminated push/pull I/O
- 2.5VV<sub>EXT</sub>, 1.35VV<sub>DD</sub>, 1.2VV<sub>DDO</sub> I/O
- Reduced cycle time ( ${}^{t}RC$  (MIN) = 7.5 12ns)
- SDR addressing •
- Programmable READ/WRITE latency (RL/WL) and burst length
- Data mask for WRITE commands
- Differential input clocks (CK, CK#)
- Free-running differential input data clocks (DKx, DK*x*#) and output data clocks (OK*x*, OK*x*#)
- On-die DLL generates CK edge-aligned data and differential output data clock signals
- 64ms refresh (128K refresh per 64ms)
- 168-ball BGA package
- $40\Omega$  or  $60\Omega$  matched impedance outputs
- Integrated on-die termination (ODT)
- Single or multibank writes
- Extended operating range (200–1066 MHz)
- READ training register
- · Multiplexed and non-multiplexed addressing capabilities
- Mirror function
- Output driver and ODT calibration
- JTAG interface (IEEE 1149.1-2001)

### **Options**<sup>1</sup>

# Marking


<ul> <li>Clock cycle and <sup>t</sup>RC timing</li> </ul>	
- 0.93ns and <sup>t</sup> RC (MIN) = 7.5ns	-093F
(RL3-2133)	
- 0.93ns and <sup>t</sup> RC (MIN) = 8ns	-093E
(RL3-2133)	
- 1.07ns and <sup>t</sup> RC (MIN) = 8ns	-107E
(RL3-1866)	
- 1.25ns and <sup>t</sup> RC (MIN) = 8ns	-125F
(RL3-1600)	
- 1.25ns and <sup>t</sup> RC (MIN) = 10ns	-125E
(RL3-1600)	
- 1.25ns and <sup>t</sup> RC (MIN) = 12ns	-125
(RL3-1600)	
Configuration	
- 32 Meg x 18	32M18
– 16 Meg x 36	16M36
<ul> <li>Operating temperature</li> </ul>	
– Commercial ( $T_C = 0^\circ$ to +95°C)	None
– Industrial ( $T_C = -40^{\circ}C$ to +95°C)	IT
Package	
– 168-ball BGA (Pb-free)	RB
Revision	:A / :B
Note: 1. Not all options listed can be	e combined to

Not all options listed can be combined to Note: define an offered product. Use the part catalog search on www.micron.com for available offerings.

09005aef84003617 576mb\_rldram3.pdf - Rev. L 1/19 EN



#### Figure 1: 576Mb RLDRAM<sup>®</sup> 3 Part Numbers



### **BGA Part Marking Decoder**

Due to space limitations, BGA-packaged components have an abbreviated part marking that is different from the part number. Micron's BGA Part Marking Decoder is available on Micron's Web site at www.micron.com.



# Contents

General Description	9
General Notes	9
State Diagram	10
Functional Block Diagrams	11
Ball Assignments and Descriptions	13
Package Dimensions	
Electrical Characteristics – I <sub>DD</sub> Specifications	18
Electrical Specifications - Absolute Ratings and I/O Capacitance	25
Absolute Maximum Ratings	25
Input/Output Capacitance	25
AC and DC Operating Conditions	26
AC Overshoot/Undershoot Specifications	28
Slew Rate Definitions for Single-Ended Input Signals	31
Slew Rate Definitions for Differential Input Signals	33
ODT Characteristics	34
ODT Resistors	34
ODT Sensitivity	36
Output Driver Impedance	36
Output Driver Sensitivity	37
Output Characteristics and Operating Conditions	39
Reference Output Load	
Slew Rate Definitions for Single-Ended Output Signals	43
Slew Rate Definitions for Differential Output Signals	
Speed Bin Tables	45
AC Electrical Characteristics	47
Temperature and Thermal Impedance Characteristics	53
Command and Address Setup, Hold, and Derating	55
Data Setup, Hold, and Derating	62
Commands	
MODE REGISTER SET (MRS) Command	70
Mode Register 0 (MR0)	
<sup>t</sup> RC	72
Data Latency	72
DLL Enable/Disable	72
Address Multiplexing	72
Mode Register 1 (MR1)	
Output Drive Impedance	
DQ On-Die Termination (ODT)	
DLL Reset	
ZQ Calibration	
ZQ Calibration Long	
ZQ Calibration Short	
AUTO REFRESH Protocol	
Burst Length (BL)	
Mode Register 2 (MR2)	
READ Training Register (RTR)	
WRITE Protocol	
WRITE Command	
Multibank WRITE	
READ Command	



### 576Mb: x18, x36 RLDRAM 3 Features

AUTO REFRESH Command	
INITIALIZATION Operation	86
WRITE Operation	88
READ Operation	
AUTO REFRESH Operation	
RESET Operation	
Clock Stop	
Mirror Function	
Multiplexed Address Mode	
Data Latency in Multiplexed Address Mode	
REFRESH Command in Multiplexed Address Mode	
IEEE 1149.1 Serial Boundary Scan (JTAG)	110
Disabling the JTAG Feature	110
Test Access Port (TAP)	110
TAP Controller	
Performing a TAP RESET	
TAP Registers	
TAP Instruction Set	



# **List of Figures**

	576Mb RLDRAM <sup>®</sup> 3 Part Numbers	
Figure 2:	Simplified State Diagram	10
	32 Meg x 18 Functional Block Diagram	
Figure 4:	16 Meg x 36 Functional Block Diagram	12
Figure 5:	168-Ball BGA	17
Figure 6:	Single-Ended Input Signal	27
Figure 7:	Overshoot	28
Figure 8:	Undershoot	28
Figure 9: \	V <sub>IX</sub> for Differential Signals	29
Figure 10:	Single-Ended Requirements for Differential Signals	30
	Definition of Differential AC Swing and <sup>t</sup> DVAC	
Figure 12:	Nominal Slew Rate Definition for Single-Ended Input Signals	32
	Nominal Differential Input Slew Rate Definition for CK, CK#, DKx, and DKx#	
	ODT Levels and I-V Characteristics	
0	Output Driver	
	DQ Output Signal	
	Differential Output Signal	
	Reference Output Load for AC Timing and Output Slew Rate	
	Nominal Slew Rate Definition for Single-Ended Output Signals	
	Nominal Differential Output Slew Rate Definition for QKx, QKx#	
	Example Temperature Test Point Location	
Figure 22:	Nominal Slew Rate and <sup>t</sup> VAC for <sup>t</sup> IS (Command and Address - Clock)	58
	Nominal Slew Rate for <sup>t</sup> IH (Command and Address - Clock)	
	Tangent Line for <sup>t</sup> IS (Command and Address - Clock)	
	Tangent Line for <sup>t</sup> IH (Command and Address - Clock)	
	Nominal Slew Rate and <sup>t</sup> VAC for <sup>t</sup> DS (DQ - Strobe)	
	Nominal Slew Rate for <sup>t</sup> DH (DQ - Strobe)	
	Tangent Line for <sup>t</sup> DS (DQ - Strobe)	
	Tangent Line for <sup>t</sup> DH (DQ - Strobe)	
	MRS Command Protocol	
	MR0 Definition for Non-Multiplexed Address Mode	
	MR1 Definition for Non-Multiplexed Address Mode	
	ZQ Calibration Timing (ZQCL and ZQCS)	
	Read Burst Lengths	
Figure 35:	MR2 Definition for Non-Multiplexed Address Mode	79
	READ Training Function - Back-to-Back Readout	
	WRITE Command	
	READ Command	
	Bank Address-Controlled AUTO REFRESH Command	
0	Multibank AUTO REFRESH Command	
	Power-Up/Initialization Sequence	
0	WRITE Burst	
	Consecutive WRITE Bursts	
0	WRITE-to-READ	
	WRITE - DM Operation	
	Consecutive Quad Bank WRITE Bursts	
	Interleaved READ and Quad Bank WRITE Bursts	
	Basic READ Burst	
	Consecutive READ Bursts (BL = 2)	
	Consecutive READ Bursts ( $BL = 4$ )	
- 15 and 000	$\mathbf{Concertation} = \mathbf{Concertation} = Concerta$	50



### 576Mb: x18, x36 RLDRAM 3 Features

	READ-to-WRITE (BL = 2)	
Figure 52:	Read Data Valid Window	. 94
Figure 53:	Bank Address-Controlled AUTO REFRESH Cycle	. 95
Figure 54:	Multibank AUTO REFRESH Cycle	. 95
Figure 55:	READ Burst with ODT	. 96
Figure 56:	READ-NOP-READ with ODT	. 97
Figure 57:	RESET Sequence	. 98
Figure 58:	Command Description in Multiplexed Address Mode	101
Figure 59:	Power-Up/Initialization Sequence in Multiplexed Address Mode	102
	MR0 Definition for Multiplexed Address Mode	
Figure 61:	MR1 Definition for Multiplexed Address Mode	104
	MR2 Definition for Multiplexed Address Mode	
	Bank Address-Controlled AUTO REFRESH Operation with Multiplexed Addressing	
Figure 64:	Multibank AUTO REFRESH Operation with Multiplexed Addressing	106
Figure 65:	Consecutive WRITE Bursts with Multiplexed Addressing	107
	WRITE-to-READ with Multiplexed Addressing	
Figure 67:	Consecutive READ Bursts with Multiplexed Addressing	108
Figure 68:	READ-to-WRITE with Multiplexed Addressing	109
	TAP Controller State Diagram	
	TAP Controller Functional Block Diagram	
Figure 71:	JTAG Operation - Loading Instruction Code and Shifting Out Data	115
Figure 72:	TAP Timing	116



# **List of Tables**

Table 1: 3	32 Meg x 18 Ball Assignments – 168-Ball BGA (Top View)	13
Table 2: 1	6 Meg x 36 Ball Assignments – 168-Ball BGA (Top View)	14
Table 3: H	Sall Descriptions	15
Table 4: I	DD Operating Conditions and Maximum Limits (Die Rev :A)	18
	DD Operating Conditions and Maximum Limits (Die Rev :B)	
Table 6: A	Absolute Maximum Ratings	25
Table 7: I	nput/Output Capacitance	25
Table 8: I	DC Electrical Characteristics and Operating Conditions	26
Table 9: I	nput AC Logic Levels	26
Table 10:	Control and Address Balls	28
Table 11:	Clock, Data, Strobe, and Mask Balls	28
Table 12:	Differential Input Operating Conditions (CK, CK# and DKx, DKx#)	29
	Allowed Time Before Ringback ( <sup>t</sup> DVAC) for CK, CK#, DK <i>x</i> , and DK <i>x</i> #	
Table 14:	Single-Ended Input Slew Rate Definition	31
Table 15:	Differential Input Slew Rate Definition	33
Table 16:	ODT DC Electrical Characteristics	34
Table 17:	R <sub>TT</sub> Effective Impedances	35
	ODT Sensitivity Definition	
Table 19:	ODT Temperature and Voltage Sensitivity	36
	Driver Pull-Up and Pull-Down Impedance Calculations	
	Output Driver Sensitivity Definition	
Table 22:	Output Driver Voltage and Temperature Sensitivity	38
Table 23:	Single-Ended Output Driver Characteristics	39
Table 24:	Differential Output Driver Characteristics	40
	Single-Ended Output Slew Rate Definition	
	Differential Output Slew Rate Definition	
Table 27:	RL3 2133/1866 Speed Bins	45
Table 28:	RL3 1600 Speed Bins	46
Table 29:	AC Electrical Characteristics	47
Table 30:	Temperature Limits	53
	Thermal Impedance	
Table 32:	Command and Address Setup and Hold Values Referenced at 1 V/ns – AC/DC-Based	55
	Derating Values for <sup>t</sup> IS/ <sup>t</sup> IH – AC150/DC100-Based	
Table 34:	Derating Values for <sup>t</sup> IS/ <sup>t</sup> IH – AC120/DC100-Based	57
Table 35:	$Minimum Required Time {}^{t}\!V\!AC Above V_{IH(AC)} (or Below V_{IL(AC)}) for Valid Transition$	57
Table 36:	Data Setup and Hold Values at 1 V/ns (DKx, DKx# at 2V/ns) – AC/DC-Based	62
	Derating Values for <sup>t</sup> DS/ <sup>t</sup> DH – AC150/DC100-Based	
	Derating Values for <sup>t</sup> DS/ <sup>t</sup> DH – AC120/DC100-Based	
	Minimum Required Time <sup>t</sup> VAC Above V <sub>IH(AC)</sub> (or Below V <sub>IL(AC)</sub> ) for Valid Transition	
	Command Descriptions	
	Command Table	
	<sup>t</sup> RC_MRS Values	
	Address Widths of Different Burst Lengths	
	32 Meg x 18 Ball Assignments with MF Ball Tied HIGH 1	
	Address Mapping in Multiplexed Address Mode	
	TAP Input AC Logic Levels	
	TAP AC Electrical Characteristics	
	TAP DC Electrical Characteristics and Operating Conditions	
	Identification Register Definitions	
	Scan Register Sizes	
14010 00.		10



#### 576Mb: x18, x36 RLDRAM 3 Features

Table 51:	Instruction Codes 118
Table 52:	Boundary Scan (Exit), Die Rev. A 118
	Boundary Scan (Exit), Die Rev. B



# **General Description**

The Micron<sup>®</sup> RLDRAM<sup>®</sup> 3 is a high-speed memory device designed for high-bandwidth data storage—telecommunications, networking, cache applications, and so forth. The chip's 16-bank architecture is optimized for sustainable high-speed operation.

The DDR I/O interface transfers two data bits per clock cycle at the I/O balls. Output data is referenced to the READ strobes.

Commands, addresses, and control signals are also registered at every positive edge of the differential input clock, while input data is registered at both positive and negative edges of the input data strobes.

Read and write accesses to the RL3 device are burst-oriented. The burst length (BL) is programmable to 2, 4, or 8 by a setting in the mode register.

The device is supplied with 1.35V for the core and 1.2V for the output drivers. The 2.5V supply is used for an internal supply.

Bank-scheduled refresh is supported with the row address generated internally.

The 168-ball BGA package is used to enable ultra-high-speed data transfer rates.


### **General Notes**

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation.
- Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
- Nominal conditions are assumed for specifications not defined within the figures shown in this data sheet.
- Throughout this data sheet, the terms "RLDRAM," "DRAM," and "RLDRAM 3" are all used interchangeably and refer to the RLDRAM 3 SDRAM device.
- References to DQ, DK, QK, DM, and QVLD are to be interpreted as each group collectively, unless specifically stated otherwise. This includes true and complement signals of differential signals.
- Non-multiplexed operation is assumed if not specified as multiplexed.
- A x36 device supplies four QK/QK# sets, one per nine DQ. Using only two QK/QK# sets is allowed, but QK0/QK0# and QK1/QK1# must be used. QK0/QK0# control DQ[8:0] and DQ[26:18], and QK1/QK1# control DQ[17:9] and DQ[35:27]. The QK to DQ timing parameter to be used is <sup>t</sup>QKQ02, <sup>t</sup>QKQ13. The unused QK/QK# pins should be left floating.



# State Diagram


### Figure 2: Simplified State Diagram






# **Functional Block Diagrams**









11



# **Functional Block Diagrams**







Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2016 Micron Technology, Inc. All rights reserved.

12



# **Ball Assignments and Descriptions**

	1	2	3	4	5	6	7	8	9	10	11	12	13
Α		V <sub>SS</sub>	$V_{DD}$	NF	V <sub>DDQ</sub>	NF	V <sub>REF</sub>	DQ7	V <sub>DDQ</sub>	DQ8	V <sub>DD</sub>	V <sub>SS</sub>	RESET#
В	V <sub>EXT</sub>	V <sub>SS</sub>	NF	V <sub>SSQ</sub>	NF	$V_{DDQ}$	DM0	V <sub>DDQ</sub>	DQ5	V <sub>SSQ</sub>	DQ6	V <sub>SS</sub>	V <sub>EXT</sub>
С	V <sub>DD</sub>	NF	$V_{DDQ}$	NF	V <sub>SSQ</sub>	NF	DK0#	DQ2	V <sub>SSQ</sub>	DQ3	$V_{DDQ}$	DQ4	V <sub>DD</sub>
D	A11	V <sub>SSQ</sub>	NF	$V_{DDQ}$	NF	V <sub>SSQ</sub>	DK0	V <sub>SSQ</sub>	QK0	$V_{DDQ}$	DQ0	V <sub>SSQ</sub>	A13
E	V <sub>SS</sub>	A0	V <sub>SSQ</sub>	NF	V <sub>DDQ</sub>	NF	MF	QK0#	V <sub>DDQ</sub>	DQ1	V <sub>SSQ</sub>	CS#	V <sub>SS</sub>
F	A7	NF <sub>(CS1/A20)</sub> <sup>1</sup>	$V_{DD}$	A2	A1	WE#	ZQ	REF#	A3	A4	V <sub>DD</sub>	A5	A9
G	V <sub>SS</sub>	A15	A6	V <sub>SS</sub>	BA1	V <sub>SS</sub>	CK#	V <sub>SS</sub>	BA0	V <sub>SS</sub>	A8	A18	V <sub>SS (RFU)</sub> <sup>2</sup>
Н	A19	V <sub>DD</sub>	A14	A16	V <sub>DD</sub>	BA3	СК	BA2	V <sub>DD</sub>	A17	A12	V <sub>DD</sub>	A10
J	V <sub>DDQ</sub>	NF	V <sub>SSQ</sub>	NF	V <sub>DDQ</sub>	NF	V <sub>SS</sub>	QK1#	V <sub>DDQ</sub>	DQ9	V <sub>SSQ</sub>	QVLD	V <sub>DDQ</sub>
К	NF	V <sub>SSQ</sub>	NF	$V_{DDQ}$	NF	V <sub>SSQ</sub>	DK1	V <sub>SSQ</sub>	QK1	$V_{DDQ}$	DQ10	V <sub>SSQ</sub>	DQ11
L	V <sub>DD</sub>	NF	$V_{DDQ}$	NF	V <sub>SSQ</sub>	NF	DK1#	DQ12	V <sub>SSQ</sub>	DQ13	$V_{DDQ}$	DQ14	V <sub>DD</sub>
М	V <sub>EXT</sub>	V <sub>SS</sub>	NF	V <sub>SSQ</sub>	NF	V <sub>DDQ</sub>	DM1	V <sub>DDQ</sub>	DQ15	V <sub>SSQ</sub>	DQ16	V <sub>SS</sub>	V <sub>EXT</sub>
Ν	V <sub>SS</sub>	ТСК	$V_{DD}$	TDO	V <sub>DDQ</sub>	NF	V <sub>REF</sub>	DQ17	V <sub>DDQ</sub>	TDI	V <sub>DD</sub>	TMS	V <sub>SS</sub>

#### Table 1: 32 Meg x 18 Ball Assignments – 168-Ball BGA (Top View)

Notes: 1. F2 is an NF ball for both the X18 & X36 576Mb devices, but is also the Location of CS1 to support the 1Gb x18 DDP device. This same ball has been designated as the location of A20 for the future 1Gb monolithic device. F2 is Internally connected so it can mirror the A5 address signal when MF is asserted HIGH and has parasitic characteristics of an address pin.

- 2. G13 is a VSS ball for both X18 & X36 576Mb devices, but has been reserved for future use (RFU) on the 1Gb monolithic devices and will have parasitic characteristics of an address.
- 3. NF balls for the x18 configuration are internally connected and have parasitic characteristics of an I/O. Balls may be connected to  $V_{SSQ}$ .
- 4. MF is assumed to be tied LOW for this ball assignment.



	1	2	3	4	5	6	7	8	9	10	11	12	13
Α		V <sub>SS</sub>	$V_{DD}$	DQ26	V <sub>DDQ</sub>	DQ25	V <sub>REF</sub>	DQ7	$V_{DDQ}$	DQ8	V <sub>DD</sub>	V <sub>SS</sub>	RESET#
В	V <sub>EXT</sub>	V <sub>SS</sub>	DQ24	V <sub>SSQ</sub>	DQ23	V <sub>DDQ</sub>	DM0	V <sub>DDQ</sub>	DQ5	V <sub>SSQ</sub>	DQ6	V <sub>SS</sub>	V <sub>EXT</sub>
С	V <sub>DD</sub>	DQ22	$V_{\text{DDQ}}$	DQ21	V <sub>SSQ</sub>	DQ20	DK0#	DQ2	V <sub>SSQ</sub>	DQ3	$V_{DDQ}$	DQ4	V <sub>DD</sub>
D	A11	V <sub>SSQ</sub>	DQ18	$V_{DDQ}$	QK2	V <sub>SSQ</sub>	DK0	V <sub>SSQ</sub>	QK0	$V_{DDQ}$	DQ0	V <sub>SSQ</sub>	A13
E	V <sub>SS</sub>	A0	$V_{SSQ}$	DQ19	$V_{DDQ}$	QK2#	MF	QK0#	$V_{DDQ}$	DQ1	V <sub>SSQ</sub>	CS#	V <sub>SS</sub>
F	A7	NF <sub>(CS1/A20)</sub> <sup>1</sup>	$V_{DD}$	A2	A1	WE#	ZQ	REF#	A3	A4	$V_{DD}$	A5	A9
G	V <sub>SS</sub>	A15	A6	V <sub>SS</sub>	BA1	V <sub>SS</sub>	CK#	V <sub>SS</sub>	BA0	V <sub>SS</sub>	A8	A18	V <sub>SS (RFU)</sub> <sup>2</sup>
Н	NF <sub>(A19)</sub> <sup>3</sup>	V <sub>DD</sub>	A14	A16	$V_{DD}$	BA3	СК	BA2	$V_{DD}$	A17	A12	V <sub>DD</sub>	A10
J	V <sub>DDQ</sub>	QVLD1	$V_{SSQ}$	DQ27	$V_{DDQ}$	QK3#	V <sub>SS</sub>	QK1#	$V_{DDQ}$	DQ9	V <sub>SSQ</sub>	QVLD0	$V_{DDQ}$
К	DQ29	V <sub>SSQ</sub>	DQ28	$V_{DDQ}$	QK3	V <sub>SSQ</sub>	DK1	V <sub>SSQ</sub>	QK1	$V_{DDQ}$	DQ10	V <sub>SSQ</sub>	DQ11
L	V <sub>DD</sub>	DQ32	$V_{\text{DDQ}}$	DQ31	V <sub>SSQ</sub>	DQ30	DK1#	DQ12	V <sub>SSQ</sub>	DQ13	$V_{DDQ}$	DQ14	V <sub>DD</sub>
М	V <sub>EXT</sub>	V <sub>SS</sub>	DQ34	V <sub>SSQ</sub>	DQ33	V <sub>DDQ</sub>	DM1	V <sub>DDQ</sub>	DQ15	V <sub>SSQ</sub>	DQ16	V <sub>SS</sub>	V <sub>EXT</sub>
Ν	V <sub>SS</sub>	ТСК	$V_{DD}$	TDO	V <sub>DDQ</sub>	DQ35	V <sub>REF</sub>	DQ17	V <sub>DDQ</sub>	TDI	V <sub>DD</sub>	TMS	V <sub>SS</sub>

#### Table 2: 16 Meg x 36 Ball Assignments – 168-Ball BGA (Top View)

Notes: 1. F2 is an NF ball for both the X18 & X36 576Mb devices, but is also the Location of CS1 to support the 1Gb x18 DDP device. This same ball has been designated as the location of A20 for the future 1Gb monolithic device. F2 is Internally connected so it can mirror the A5 address signal when MF is asserted HIGH and has parasitic characteristics of an address pin.

- 2. G13 is a VSS ball for both X18 & X36 576Mb devices, but has been reserved for future use (RFU) on the 1Gb monolithic devices and will have parasitic characteristics of an address.
- 3. NF ball for x36 configuration is internally connected and has parasitic characteristics of an address (A19 for x18 configuration). Ball may be connected to V<sub>SSQ</sub>.
- 4. MF is assumed to be tied LOW for this ball assignment.



#### **Table 3: Ball Descriptions**

Symbol	Туре	Description
A[19:0]	Input	<b>Address inputs:</b> A[19:0] define the row and column addresses for READ and WRITE operations. During a MODE REGISTER SET, the address inputs define the register settings along with BA[3:0]. They are sampled at the rising edge of CK.
BA[3:0]	Input	Bank address inputs: Select the internal bank to which a command is being applied.
CK/CK#	Input	<b>Input clock:</b> CK and CK# are differential input clocks. Addresses and commands are latched on the rising edge of CK.
CS#	Input	<b>Chip select:</b> CS# enables the command decoder when LOW and disables it when HIGH. When the command decoder is disabled, new commands are ignored, but internal operations continue.
DQ[35:0]	I/O	<b>Data input:</b> The DQ signals form the 36-bit data bus. During READ commands, the data is referenced to both edges of QK. During WRITE commands, the data is sampled at both edges of DK.
DK <i>x,</i> DK <i>x</i> #	Input	<b>Input data clock:</b> DKx and DKx# are differential input data clocks. All input data is referenced to both edges of DKx. For the x36 device, DQ[8:0] and DQ[26:18] are referenced to DK0 and DK0#, and DQ[17:9] and DQ[35:27] are referenced to DK1 and DK1#. For the x18 device, DQ[8:0] are referenced to DK0 and DK0#, and DQ[17:9] are referenced to DK1 and DK1#. DKx and DKx# are free-running signals and must always be supplied to the device.
DM[1:0]	Input	<b>Input data mask:</b> DM is the input mask signal for WRITE data. Input data is masked when DM is sampled HIGH. DM0 is used to mask the lower byte for the x18 device and DQ[8:0] and DQ[26:18] for the x36 device. DM1 is used to mask the upper byte for the x18 device and DQ[17:9] and DQ[35:27] for the x36 device. Tie DM[1:0] to V <sub>SS</sub> if not used.
TCK	Input	IEEE 1149.1 clock input: This ball must be tied to V <sub>SS</sub> if the JTAG function is not used.
TMS, TDI	Input	IEEE 1149.1 test inputs: These balls may be left as no connects if the JTAG function is not used.
WE#, REF#	Input	<b>Command inputs:</b> Sampled at the positive edge of CK, WE# and REF# (together with CS#) define the command to be executed.
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to V <sub>SS</sub> . RESET# assertion and deassertion are asynchronous. RESET# is a CMOS input defined with DC HIGH $\ge$ 0.8 x V <sub>DDQ</sub> and DC LOW $\le$ 0.2 x V <sub>DDQ</sub> .
ZQ	Input	<b>External impedance:</b> This signal is used to tune the device's output impedance and ODT. RZQ needs to be $240\Omega$ , where RZQ is a resistor from this signal to ground.
QK <i>x,</i> QK <i>x</i> #	Output	<b>Output data clocks:</b> QK and QK# are opposite-polarity output data clocks. They are free-run- ning signals and during READ commands are edge-aligned with the DQs. For the x36 device, QK0, QK0# align with DQ[8:0]; QK1, QK1# align with DQ[17:9]; QK2, QK2# align with DQ[26:18]; QK3, QK3# align with DQ[35:27]. For the x18 device, QK0, QK0# align with DQ[8:0]; QK1, QK1# align with DQ[17:9].
QVLDx	Output	<b>Data valid:</b> The QVLD ball indicates that valid output data will be available on the subsequent rising clock edge. There is a single QVLD ball for the x18 device and two, QVLD0 and QVLD1, for the x36 device. QVLD0 aligns with DQ[17:0]; QVLD1 aligns with DQ[35:18].
MF	Input	<b>Mirror function:</b> The mirror function ball is a DC input used to create mirrored ballouts for simple dual-loaded clamshell mounting. If the ball is tied to $V_{SS}$ , the address and command balls are in their true layout. If the ball is tied to $V_{DDQ}$ , they are in the complement location. MF must be tied HIGH or LOW and cannot be left floating.
TDO	Output	<b>IEEE 1149.1 test output:</b> JTAG output. This ball may be left as no connect if the JTAG function is not used.




#### **Table 3: Ball Descriptions (Continued)**

Symbol	Туре	Description
V <sub>DD</sub>	Supply	Power supply: 1.35V nominal. See Table 8 (page 26) for range.
V <sub>DDQ</sub>	Supply	<b>DQ power supply:</b> 1.2V nominal. Isolated on the device for improved noise immunity. See Table 8 (page 26) for range.
V <sub>EXT</sub>	Supply	Power supply: 2.5V nominal. See Table 8 (page 26) for range.
V <sub>REF</sub>	Supply	Input reference voltage: $V_{DDQ}/2$ nominal. Provides a reference voltage for the input buffers.
V <sub>SS</sub>	Supply	Ground.
V <sub>SSQ</sub>	Supply	DQ ground: Isolated on the device for improved noise immunity.
NC	-	No connect: These balls are not connected to the DRAM.
NF	-	<b>No function:</b> These balls are connected to the DRAM, but provide no functionality.



# **Package Dimensions**

#### Figure 5: 168-Ball BGA



Notes: 1. All dimensions are in millimeters.

2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

# **Electrical Characteristics – I<sub>DD</sub> Specifications**

### Table 4: I<sub>DD</sub> Operating Conditions and Maximum Limits (Die Rev :A)

Notes 1–6 apply to the entire table

Description	Condition	Symbol	-093E	-107E	-125F	-125E	-125
Standby	<sup>t</sup> CK = idle; All banks idle; No inputs tog-	I <sub>SB1</sub> (V <sub>DD</sub> ) x18	125	125	125	125	125
current	gling	I <sub>SB1</sub> (V <sub>DD</sub> ) x36	125	125	125	125	125
		I <sub>SB1</sub> (V <sub>EXT</sub> )	30	30	30	30	30
Clock active	CS# = 1; No commands; Bank address in-	I <sub>SB2</sub> (V <sub>DD</sub> ) x18	870	815	725	725	725
standby current	cremented and half address/data change	I <sub>SB2</sub> (V <sub>DD</sub> ) x36	895	835	740	740	740
	once every four clock cycles	I <sub>SB2</sub> (V <sub>EXT</sub> )	30	30	30	30	30
Operational	BL = 2; Sequential bank access; Bank tran-	I <sub>DD1</sub> (V <sub>DD</sub> ) x18	1175	1100	990	940	915
current: BL2	sitions once every <sup>t</sup> RC; Half address transi-	I <sub>DD1</sub> (V <sub>DD</sub> ) x36	1185	1110	1000	950	925
tions once every <sup>t</sup> RC; Read followed by write sequence; Continuous data durin WRITE commands		I <sub>DD1</sub> (V <sub>EXT</sub> )	35	35	35	35	35
Operational	BL = 4; Sequential bank access; Bank tran-	I <sub>DD2</sub> (V <sub>DD</sub> ) x18	1205	1130	1020	970	945
current: BL4	sitions once every <sup>t</sup> RC; Half address transi-	I <sub>DD2</sub> (V <sub>DD</sub> ) x36	1215	1140	1030	980	950
	tions once every <sup>t</sup> RC; Read followed by write sequence; Continuous data during WRITE commands	I <sub>DD2</sub> (V <sub>EXT</sub> )	35	35	35	35	35
Operational	BL = 8; Sequential bank access; Bank tran-	I <sub>DD3</sub> (V <sub>DD</sub> ) x18	1300	1200	1085	1030	1000
current: BL8	sitions once every tRC; Half address transi-	I <sub>DD3</sub> (V <sub>DD</sub> ) x36	NA	NA	N/A	NA	NA
	tions once every <sup>t</sup> RC; Read followed by write sequence; Continuous data during WRITE commands	I <sub>DD3</sub> (V <sub>EXT</sub> )	35	35	35	35	35
Burst refresh	Sixteen bank cyclic refresh using Bank Ad-	I <sub>REF1</sub> (V <sub>DD</sub> ) x18	1550	1400	1230	1230	1230
current	dress Control AREF protocol; Command	I <sub>REF1</sub> (V <sub>DD</sub> ) x36	1570	1420	1245	1245	1245
	bus remains in refresh for all sixteen banks; DQs are High-Z and at V <sub>DDQ</sub> /2; Ad- dresses are at V <sub>DDQ</sub> /2	I <sub>REF1</sub> (V <sub>EXT</sub> )	80	75	70	70	70
Distributed	Single bank refresh using Bank Address	I <sub>REF2</sub> (V <sub>DD</sub> ) x18	875	820	730	730	730
refresh current	Control AREF protocol; Sequential bank	I <sub>REF2</sub> (V <sub>DD</sub> ) x36	900	840	745	745	745
	access every 0.489 $\mu$ s; DQs are High-Z and at V <sub>DDQ</sub> /2; Addresses are at V <sub>DDQ</sub> /2	I <sub>REF2</sub> (V <sub>EXT</sub> )	30	30	30	30	30

09005aef84003617 576mb\_rldram3.pdf - Rev. L 1/19 EN

18

## Table 4: I<sub>DD</sub> Operating Conditions and Maximum Limits (Die Rev :A) (Continued)

Notes 1–6 apply to the entire table

Description	Condition	Symbol	-093E	-107E	-125F	-125E	-125
Multibank refresh	Quad bank refresh using Multibank AREF	I <sub>MBREF4</sub> (V <sub>DD</sub> ) x18	2130	2030	1885	1885	1645
current:	protocol; BL = 4; Cyclic bank access; Sub-	I <sub>MBREF4</sub> (V <sub>DD</sub> ) x36	2155	2050	1900	1900	1660
4 bank refresh	ject to <sup>t</sup> SAW and <sup>t</sup> MMD specifications; DQs are High-Z and at $V_{DDQ}/2$ ; Bank addresses are at $V_{DDQ}/2$	I <sub>MBREF4</sub> (V <sub>EXT</sub> )	130	115	105	105	105
Operating burst	BL = 2; Cyclic bank access; Half of address	I <sub>DD2W</sub> (V <sub>DD</sub> ) x18	2110	1910	1665	1665	1665
write current :	bits change every clock cycle; Continuous	I <sub>DD2W</sub> (V <sub>DD</sub> ) x36	2290	2070	1805	1805	1805
BL2	data; Measurement is taken during con- tinuous WRITE	I <sub>DD2W</sub> (V <sub>EXT</sub> )	80	75	70	70	70
Operating burst	BL = 4; Cyclic bank access; Half of address	I <sub>DD4W</sub> (V <sub>DD</sub> ) x18	1730	1590	1395	1395	1395
write current :	bits change every two clock cycles; Contin-	I <sub>DD4W</sub> (V <sub>DD</sub> ) x36	1815	1665	1460	1460	1460
BL4	uous data; Measurement is taken during continuous WRITE	I <sub>DD4W</sub> (V <sub>EXT</sub> )	55	55	50	50	50
Operating burst BL = 8; Cyclic bank access; Half of address		I <sub>DD8W</sub> (V <sub>DD</sub> ) x18	1475	1335	1190	1190	1190
	bits change every four clock cycles; Contin-	I <sub>DD8W</sub> (V <sub>DD</sub> ) x36	NA	NA	NA	NA	NA
	uous data; Measurement is taken during continuous WRITE	I <sub>DD8W</sub> (V <sub>EXT</sub> )	45	40	40	40	40
Multibank write	BL = 4; Cyclic bank access using Dual Bank	I <sub>DBWR</sub> (V <sub>DD</sub> ) x18	2305	2170	1885	1885	1885
current:	WRITE; Half of address bits change every	I <sub>DBWR</sub> (V <sub>DD</sub> ) x36	2400	2250	1960	1960	1960
Dual bank write	two clock cycles; Continuous data; Meas- urement is taken during continuous WRITE	I <sub>DBWR</sub> (V <sub>EXT</sub> )	80	75	70	70	70
Multibank write	BL = 4; Cyclic bank access using Quad Bank	I <sub>QBWR</sub> (V <sub>DD</sub> ) x18	2965	2890	2525	2525	2525
current:	WRITE; Half of address bits change every	I <sub>QBWR</sub> (V <sub>DD</sub> ) x36	3195	3000	2615	2615	2615
Quad bank write two clock cycles; Continuous data; Meas- urement is taken during continuous WRITE; Subject to <sup>t</sup> SAW specification		I <sub>QBWR</sub> (V <sub>EXT</sub> )	130	115	100	100	100
Operating burst	BL = 2; Cyclic bank access; Half of address	I <sub>DD2R</sub> (V <sub>DD</sub> ) x18	2250	2045	1785	1785	1785
read current	bits change every clock cycle; Continuous	I <sub>DD2R</sub> (V <sub>DD</sub> ) x36	2395	2180	1895	1895	1895
example	data; Measurement is taken during con- tinuous READ	I <sub>DD2R</sub> (V <sub>EXT</sub> )	80	75	70	70	70
Operating burst	BL = 4; Cyclic bank access; Half of address	I <sub>DD4R</sub> (V <sub>DD</sub> ) x18	1740	1595	1400	1400	1400
read current	bits change every two clock cycles; Contin-	I <sub>DD4R</sub> (V <sub>DD</sub> ) x36	1835	1685	1475	1475	1475
example uous data; Measurement is taken during continuous READ		I <sub>DD4R</sub> (V <sub>EXT</sub> )	55	55	50	50	50

## Table 4: I<sub>DD</sub> Operating Conditions and Maximum Limits (Die Rev :A) (Continued)

Notes 1–6 apply to the entire table

Description	Condition	Symbol	-093E	-107E	-125F	-125E	-125
	BL = 8; Cyclic bank access; Half of address	I <sub>DD8R</sub> (V <sub>DD</sub> ) x18	1450	1315	1175	1175	1175
	bits change every four clock cycles; Contin-	I <sub>DD8R</sub> (V <sub>DD</sub> ) x36	NA	NA	NA	NA	NA
example	uous data; Measurement is taken during continuous READ	I <sub>DD8R</sub> (V <sub>EXT</sub> )	45	40	40	40	40

09005aef84003617 576mb\_rldram3.pdf - Rev. L 1/19 EN

20



- Notes: 1.  $I_{DD}$  specifications are tested after the device is properly initialized.  $0^{\circ}C \le T_{C} \le +95^{\circ}C$ ; +1.28V  $\le V_{DD} \le +1.42V$ ,+1.14V  $\le V_{DDQ} \le +1.26V$ ,+2.38V  $\le V_{EXT} \le +2.63V$ , $V_{REF} = V_{DDQ}/2$ .
  - 2. I<sub>DD</sub> measurements use <sup>t</sup>CK (MIN), <sup>t</sup>RC (MIN), and minimum data latency (RL and WL).
  - 3. Input slew rate is 1V/ns for single ended signals and 2V/ns for differential signals.
  - 4. Definitions for I<sub>DD</sub> conditions:
    - LOW is defined as  $V_{IN} \leq V_{IL(AC)MAX}$ .
    - HIGH is defined as V<sub>IN</sub> ≥ V<sub>IH(AC)MIN</sub>.
    - Continuous data is defined as half the DQ signals changing between HIGH and LOW every half clock cycle (twice per clock).
    - Continuous address is defined as half the address signals changing between HIGH and LOW every clock cycle (once per clock).
    - Sequential bank access is defined as the bank address incrementing by one every <sup>t</sup>RC.
    - Cyclic bank access is defined as the bank address incrementing by one for each command access. For BL = 2 this is every clock, for BL = 4 this is every other clock, and for BL = 8 this is every fourth clock.
  - 5. CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than once per clock cycle.
  - 6. I<sub>DD</sub> parameters are specified with ODT disabled.

# **Electrical Characteristics – IDD Specifications**

### Table 5: $I_{DD}$ Operating Conditions and Maximum Limits (Die Rev :B )

Notes 1–6 apply to the entire table

Description	Condition	Symbol	-093F	-093E
Standby	<sup>t</sup> CK = idle; All banks idle; No inputs toggling	I <sub>SB1</sub> (V <sub>DD</sub> ) x18	225	225
current		I <sub>SB1</sub> (V <sub>DD</sub> ) x36	225	225
		I <sub>SB1</sub> (V <sub>EXT</sub> )	55	55
Clock active standby	CS# = 1; No commands; Bank address incremented	I <sub>SB2</sub> (V <sub>DD</sub> ) x18	605	605
current	and half address/data change once every four clock	I <sub>SB2</sub> (V <sub>DD</sub> ) x36	625	625
	cycles	I <sub>SB2</sub> (V <sub>EXT</sub> )	55	55
Operational	BL = 2; Sequential bank access; Bank transitions once	I <sub>DD1</sub> (V <sub>DD</sub> ) x18	1105	1040
current: BL2	every <sup>t</sup> RC; Half address transitions once every <sup>t</sup> RC; Read followed by write sequence; Continuous data during WRITE commands	I <sub>DD1</sub> (V <sub>DD</sub> ) x36	1115	1050
		I <sub>DD1</sub> (V <sub>EXT</sub> )	60	60
Operational	BL = 4; Sequential bank access; Bank transitions once	I <sub>DD2</sub> (V <sub>DD</sub> ) x18	1200	1130
current: BL4	every <sup>t</sup> RC; Half address transitions once every <sup>t</sup> RC;	I <sub>DD2</sub> (V <sub>DD</sub> ) x36	1210	1140
	Read followed by write sequence; Continuous data during WRITE commands	I <sub>DD2</sub> (V <sub>EXT</sub> )	60	60
Operational	BL = 8; Sequential bank access; Bank transitions once	I <sub>DD3</sub> (V <sub>DD</sub> ) x18	1160	1095
current: BL8	every <sup>t</sup> RC; Half address transitions once every <sup>t</sup> RC;	I <sub>DD3</sub> (V <sub>DD</sub> ) x36	NA	NA
	Read followed by write sequence; Continuous data during WRITE commands	I <sub>DD3</sub> (V <sub>EXT</sub> )	60	60
Burst refresh	Sixteen bank cyclic refresh using Bank Address Con-	I <sub>REF1</sub> (V <sub>DD</sub> ) x18	1135	1135
current	trol AREF protocol; Command bus remains in refresh	I <sub>REF1</sub> (V <sub>DD</sub> ) x36	1150	1150
	for all sixteen banks; DQs are High-Z and at $V_{DDQ}/2$ ; Addresses are at $V_{DDQ}/2$	I <sub>REF1</sub> (V <sub>EXT</sub> )	115	115
Distributed	Single bank refresh using Bank Address Control AREF	I <sub>REF2</sub> (V <sub>DD</sub> ) x18	580	580
refresh current	protocol; Sequential bank access every 0.489µs; DQs	I <sub>REF2</sub> (V <sub>DD</sub> ) x36	595	595
	are High-Z and at $V_{DDQ}/2$ ; Addresses are at $V_{DDQ}/2$	I <sub>REF2</sub> (V <sub>EXT</sub> )	55	55
Multibank refresh cur-	Quad bank refresh using Multibank AREF protocol;	I <sub>MBREF4</sub> (V <sub>DD</sub> ) x18	1490	1490
rent:	BL = 4; Cyclic bank access; Subject to ${}^{t}SAW$ and ${}^{t}MMD$	I <sub>MBREF4</sub> (V <sub>DD</sub> ) x36	1510	1510
4 bank refresh	specifications; DQs are High-Z and at $V_{DDQ}/2$ ; Bank addresses are at $V_{DDQ}/2$	I <sub>MBREF4</sub> (V <sub>EXT</sub> )	185	185
Operating burst write	BL = 2; Cyclic bank access; Half of address bits change	I <sub>DD2W</sub> (V <sub>DD</sub> ) x18	1655	1655
current : BL2	every clock cycle; Continuous data; Measurement is	I <sub>DD2W</sub> (V <sub>DD</sub> ) x36	1810	1810
	taken during continuous WRITE	I <sub>DD2W</sub> (V <sub>EXT</sub> )	80	80

## Table 5: I<sub>DD</sub> Operating Conditions and Maximum Limits (Die Rev :B ) (Continued)

Description	Condition	Symbol	-093F	-093E
Operating burst write	BL = 4; Cyclic bank access; Half of address bits change	I <sub>DD4W</sub> (V <sub>DD</sub> ) x18	1515	1515
current : BL4	every two clock cycles; Continuous data; Measure-	I <sub>DD4W</sub> (V <sub>DD</sub> ) x36	1595	1595
	ment is taken during continuous WRITE	I <sub>DD4W</sub> (V <sub>EXT</sub> )	75	75
Operating burst write	BL = 8; Cyclic bank access; Half of address bits change	I <sub>DD8W</sub> (V <sub>DD</sub> ) x18	1140	1140
current :BL8	every four clock cycles; Continuous data; Measure-	I <sub>DD8W</sub> (V <sub>DD</sub> ) x36	NA	NA
	ment is taken during continuous WRITE	I <sub>DD8W</sub> (V <sub>EXT</sub> )	70	70
Multibank write cur-	BL = 4; Cyclic bank access using Dual Bank WRITE;	I <sub>DBWR</sub> (V <sub>DD</sub> ) x18	2005	2005
rent:	Half of address bits change every two clock cycles;	I <sub>DBWR</sub> (V <sub>DD</sub> ) x36	2090	2090
Dual bank write	Continuous data; Measurement is taken during con- tinuous WRITE	I <sub>DBWR</sub> (V <sub>EXT</sub> )	115	115
Multibank write cur-	BL = 4; Cyclic bank access using Quad Bank WRITE;	I <sub>QBWR</sub> (V <sub>DD</sub> ) x18	2620	2620
rent:	Half of address bits change every two clock cycles;	I <sub>QBWR</sub> (V <sub>DD</sub> ) x36	2840	2840
Quad bank write	Continuous data; Measurement is taken during con- tinuous WRITE; Subject to <sup>t</sup> SAW specification	I <sub>QBWR</sub> (V <sub>EXT</sub> )	200	200
Operating burst read	BL = 2; Cyclic bank access; Half of address bits change	I <sub>DD2R</sub> (V <sub>DD</sub> ) x18	1715	1715
current	every clock cycle; Continuous data; Measurement is	I <sub>DD2R</sub> (V <sub>DD</sub> ) x36	1835	1835
example	taken during continuous READ	I <sub>DD2R</sub> (V <sub>EXT</sub> )	80	80
Operating burst read	BL = 4; Cyclic bank access; Half of address bits change	I <sub>DD4R</sub> (V <sub>DD</sub> ) x18	1510	1510
current	every two clock cycles; Continuous data; Measure-	I <sub>DD4R</sub> (V <sub>DD</sub> ) x36	1595	1595
example	ment is taken during continuous READ	I <sub>DD4R</sub> (V <sub>EXT</sub> )	75	75
Operating burst read	BL = 8; Cyclic bank access; Half of address bits change	I <sub>DD8R</sub> (V <sub>DD</sub> ) x18	1135	1135
current	every four clock cycles; Continuous data; Measure-	I <sub>DD8R</sub> (V <sub>DD</sub> ) x36	NA	NA
example	ment is taken during continuous READ	I <sub>DD8R</sub> (V <sub>EXT</sub> )	70	70



- Notes: 1.  $I_{DD}$  specifications are tested after the device is properly initialized.  $0^{\circ}C \le T_{C} \le +95^{\circ}C$ ; +1.28V  $\le V_{DD} \le +1.42V$ , +1.14V  $\le V_{DDQ} \le +1.26V$ , +2.38V  $\le V_{EXT} \le +2.63V$ ,  $V_{REF} = V_{DDQ}/2$ .
  - 2. I<sub>DD</sub> mesurements use <sup>t</sup>CK (MIN), <sup>t</sup>RC (MIN), and minimum data latency (RL and WL).
  - 3. Input slew rate is 1 V/ns for single ended signals and 2 V/ns for differential signals.
  - 4. Definitions for I<sub>DD</sub> conditions:
    - LOW is defined as  $V_{IN} \leq V_{IL(AC)MAX}$ .
    - HIGH is defined as V<sub>IN</sub> ≥ V<sub>IH(AC)MIN</sub>.
    - Continuous data is defined as half the DQ signals changing between HIGH and LOW every half clock cycle (twice per clock).
    - Continuous address is defined as half the address signals changing between HIGH and LOW every clock cycle (once per clock).
    - Sequential bank access is defined as the bank address incrementing by one every <sup>t</sup>RC.
    - Cyclic bank access is defined as the bank address incrementing by one for each command access. For BL = 2 this is every clock, for BL = 4 this is every other clock, and for BL = 8 this is every fourth clock.
  - 5. CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than once per clock cycle.
  - 6. I<sub>DD</sub> parameters are specified with ODT disabled.



# **Electrical Specifications – Absolute Ratings and I/O Capacitance**

### **Absolute Maximum Ratings**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

#### **Table 6: Absolute Maximum Ratings**

Symbol Parameter		Min	Мах	Units
V <sub>DD</sub> V <sub>DD</sub> supply voltage relative to V <sub>SS</sub>		-0.4	1.975	V
V <sub>DDQ</sub> Voltage on V <sub>DDQ</sub> supply relative to V <sub>SS</sub>		-0.4	1.66	V
V <sub>IN</sub> ,V <sub>OUT</sub> Voltage on any ball relative to V <sub>SS</sub>		-0.4	1.66	V
V <sub>EXT</sub>	Voltage on $V_{EXT}$ supply relative to $V_{SS}$	-0.4	2.8	V

#### **Input/Output Capacitance**

#### Table 7: Input/Output Capacitance

Notes 1 and 2 apply to entire table

		RL3-	2133	RL3-	1866	RL3-	1600		
Capacitance Parameters	Symbol	Min	Max	Min	Max	Min	Мах	Units	Notes
CK/CK#	C <sub>CK</sub>	1.3	2.1	1.3	2.1	1.3	2.2	pF	
ΔC: CK to CK#	C <sub>DCK</sub>	0	0.15	0	0.15	0	0.15	pF	
Single-ended I/O: DQ, DM	C <sub>IO</sub>	1.9	2.9	1.9	3.0	2.0	3.1	pF	3
Input strobe: DK/DK#	C <sub>IO</sub>	1.9	2.9	1.9	3.0	2.0	3.1	pF	
Output strobe: QK/QK#, QVLD	C <sub>IO</sub>	1.9	2.9	1.9	3.0	2.0	3.1	pF	
ΔC: DK to DK#	C <sub>DDK</sub>	0	0.15	0	0.15	0	0.15	pF	
ΔC: QK to QK#	C <sub>DQK</sub>	0	0.15	0	0.15	0	0.15	pF	
$\Delta C$ : DQ to QK or DQ to DK	C <sub>DIO</sub>	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	4
Inputs (CMD, ADDR)	CI	1.25	2.25	1.25	2.25	1.25	2.25	pF	5
ΔC: CMD_ADDR to CK	C <sub>DI_CMD_ADDR</sub>	-0.5	0.3	-0.5	0.3	-0.4	0.4	pF	6
JTAG balls	C <sub>JTAG</sub>	1.5	4.5	1.5	4.5	1.5	4.5	pF	7
RESET#, MF balls	CI	-	3.0	-	3.0	-	3.0	pF	

Notes: 1.  $+1.28V \le V_{DD} \le +1.42V$ ,  $+1.14V \le V_{DDQ} \le 1.26V$ ,  $+2.38V \le V_{EXT} \le +2.63V$ ,  $V_{REF} = V_{SS}$ , f = 100 MHz,  $T_C = 25^{\circ}C$ ,  $V_{OUT(DC)} = 0.5 \times V_{DDO}$ ,  $V_{OUT}$  (peak-to-peak) = 0.1V.

- 2. Capacitance is not tested on ZQ ball.
- 3. DM input is grouped with the I/O balls, because they are matched in loading.
- 4.  $C_{DIO} = C_{IO(DQ)} 0.5 \times (C_{IO} [QK] + C_{IO} [QK#]).$
- 5. Includes CS#, REF#, WE#, A[19:0], and BA[3:0].
- 6.  $C_{DI\_CMD\_ADDR} = C_I (CMD\_ADDR) 0.5 \times (C_{CK} [CK] + C_{CK} [CK#]).$
- 7. JTAG balls are tested at 50 MHz.



# AC and DC Operating Conditions

#### **Table 8: DC Electrical Characteristics and Operating Conditions**

Note 1 applies to the entire table; Unless otherwise noted:  $0^{\circ}C \le T_{C} \le +95^{\circ}C$ ;  $+1.28V \le V_{DD} \le +1.42V$ 

Description	Symbol	Min	Мах	Units	Notes
Supply voltage	V <sub>EXT</sub>	2.38	2.63	V	
Supply voltage	V <sub>DD</sub>	1.28	1.42	V	
Isolated output buffer supply	V <sub>DDQ</sub>	1.14	1.26	V	
Reference voltage	V <sub>REF</sub>	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	2, 3
Input HIGH (logic 1) voltage	V <sub>IH(DC)</sub>	V <sub>REF</sub> + 0.10	V <sub>DDQ</sub>	V	
Input LOW (logic 0) voltage	V <sub>IL(DC)</sub>	V <sub>SS</sub>	V <sub>REF</sub> - 0.10	V	
Input leakage current: Any input $0V \le V_{IN} \le V_{DD}$ , $V_{REF}$ ball $0V \le V_{IN} \le 1.1V$ (All other balls not under test = $0V$ )	ILI	-2	2	μA	
Reference voltage current (All other balls not under test = 0V)	I <sub>REF</sub>	-5	5	μA	

- Notes: 1. All voltages referenced to V<sub>SS</sub> (GND).
  - 2. The nominal value of V<sub>REF</sub> is expected to be  $0.5 \times V_{DDQ}$  of the transmitting device. V<sub>REF</sub> is expected to track variations in V<sub>DDQ</sub>.
  - 3. Peak-to-peak noise (non-common mode) on V<sub>REF</sub> may not exceed ±2% of the DC value. DC values are determined to be less than 20 MHz. Peak-to-peak AC noise on V<sub>REF</sub> should not exceed ±2% of V<sub>REF(DC)</sub>. Thus, from V<sub>DDQ</sub>/2, V<sub>REF</sub> is allowed ±2% V<sub>DDQ</sub>/2 for DC error and an additional ±2% V<sub>DDQ</sub>/2 for AC noise. The measurement is to be taken at the nearest V<sub>REF</sub> bypass capacitor.

#### **Table 9: Input AC Logic Levels**

Notes 1-3 apply to entire table; Unless otherwise noted:  $0^{\circ}C \le T_{C} \le +95^{\circ}C$ ;  $+1.28V \le V_{DD} \le +1.42V$ 

Description	Symbol	Min	Мах	Units
Input HIGH (logic 1) voltage	V <sub>IH(AC150)</sub>	V <sub>REF</sub> + 0.15	-	V
Input HIGH (logic 1) voltage	V <sub>IH(AC120)</sub>	V <sub>REF</sub> + 0.12	-	V
Input LOW (logic 0) voltage	V <sub>IL(AC120)</sub>	_	V <sub>REF</sub> - 0.12	V
Input LOW (logic 0) voltage	V <sub>IL(AC150)</sub>	-	V <sub>REF</sub> - 0.15	V


Notes: 1. All voltages referenced to V<sub>SS</sub> (GND).

2. The receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above/below the DC input LOW/HIGH level.

3. Single-ended input slew rate = 1 V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).



### Figure 6: Single-Ended Input Signal





### **AC Overshoot/Undershoot Specifications**


#### **Table 10: Control and Address Balls**

Parameter	RL3-2133	RL3-1866	RL3-1600
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area	0.4V	0.4V	0.4V
Maximum overshoot area above V <sub>DDQ</sub>	0.25 Vns	0.28 Vns	0.33 Vns
Maximum undershoot area below V <sub>SS</sub> /V <sub>SSQ</sub>	0.25 Vns	0.28 Vns	0.33 Vns

#### Table 11: Clock, Data, Strobe, and Mask Balls

Parameter	RL3-2133	RL3-1866	RL3-1600
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area	0.4V	0.4V	0.4V
Maximum overshoot area above V <sub>DDQ</sub>	0.10 Vns	0.11 Vns	0.13 Vns
Maximum undershoot area below V <sub>SS</sub> /V <sub>SSQ</sub>	0.10 Vns	0.11 Vns	0.13 Vns

#### **Figure 7: Overshoot**



Time (ns)



#### Table 12: Differential Input Operating Conditions (CK, CK# and DKx, DKx#)


Notes 1 and 2 apply to entire table

Parameter/Condition	Symbol	Min	Мах	Units	Notes
Differential input voltage logic HIGH – slew	V <sub>IH,diff_slew</sub>	+200	n/a	mV	3
Differential input voltage logic LOW – slew	V <sub>IL,diff_slew</sub>	n/a	-200	mV	3
Differential input voltage logic HIGH	V <sub>IH,diff(AC)</sub>	$2 \times (V_{IH(AC)} - V_{REF})$	V <sub>DDQ</sub>	mV	4
Differential input voltage logic LOW	V <sub>IL,diff(AC)</sub>	V <sub>SSQ</sub>	$2 \times (V_{IL(AC)} - V_{REF})$	mV	5
Differential input crossing voltage relative to $V_{DD}/2$	V <sub>IX</sub>	V <sub>REF(DC)</sub> - 150	V <sub>REF(DC)</sub> + 150	mV	6
Single-ended HIGH level	V <sub>SEH</sub>	V <sub>IH(AC)</sub>	V <sub>DDQ</sub>	mV	4
Single-ended LOW level	V <sub>SEL</sub>	V <sub>SSQ</sub>	V <sub>IL(AC)</sub>	mV	5

Notes: 1. CK/CK# and DKx/DKx# are referenced to V<sub>DDQ</sub> and V<sub>SSQ</sub>.


- 2. Differential input slew rate = 2 V/ns.
- 3. Defines slew rate reference points, relative to input crossing voltages.
- 4. Maximum limit is relative to single-ended signals; overshoot specifications are applicable.
- 5. Minimum limit is relative to single-ended signals; undershoot specifications are applicable.
- 6. The typical value of  $V_{IX}$  is expected to be about 0.5 ×  $V_{DDQ}$  of the transmitting device and  $V_{IX}$  is expected to track variations in  $V_{DDQ}$ .  $V_{IX}$  indicates the voltage at which differential input signals must cross.








#### Figure 10: Single-Ended Requirements for Differential Signals



### Figure 11: Definition of Differential AC Swing and <sup>t</sup>DVAC





Slew Rate (V/ns)	MIN <sup>t</sup> DVAC (ps) at  V <sub>IH</sub> /V <sub>IL,diff(AC)</sub>
>4.0	175
4.0	170
3.0	167
2.0	163
1.9	162
1.6	161
1.4	159
1.2	155
1.0	150
<1.0	150

#### Table 13: Allowed Time Before Ringback (<sup>t</sup>DVAC) for CK, CK#, DKx, and DKx#

### **Slew Rate Definitions for Single-Ended Input Signals**


Setup (<sup>t</sup>IS and <sup>t</sup>DS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF}$  and the first crossing of  $V_{IH(AC)min}$ . Setup (<sup>t</sup>IS and <sup>t</sup>DS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF}$  and the first crossing of  $V_{IL(AC)max}$ .

Hold (<sup>t</sup>IH and <sup>t</sup>DH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF}$ . Hold (<sup>t</sup>IH and <sup>t</sup>DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF}$  (see Figure 12 (page 32)).

Input Slew Rates (Linear Signals)		Measured			
Input	Edge	From To		Calculation	
Setup	Rising	V <sub>REF</sub>	V <sub>IH(AC)min</sub>	[V <sub>IH(AC)min</sub> - V <sub>REF</sub> ]/ΔTRS	
	Falling	V <sub>REF</sub>	V <sub>IL(AC)max</sub>	$[V_{REF} - V_{IL(AC)max}]/\Delta TFS$	
Hold	Rising	V <sub>IL(DC)max</sub>	V <sub>REF</sub>	[V <sub>REF</sub> - V <sub>IL(DC)max</sub> ]/ΔTRH	
	Falling	V <sub>IH(DC)min</sub>	V <sub>REF</sub>	[V <sub>IH(DC)min</sub> - V <sub>REF</sub> ]/ΔTFH	

#### Table 14: Single-Ended Input Slew Rate Definition





#### Figure 12: Nominal Slew Rate Definition for Single-Ended Input Signals




### Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK# and DK*x*, DK*x*#) are defined and measured as shown in the following two tables. The nominal slew rate for a rising signal is defined as the slew rate between  $V_{IL,diff,max}$  and  $V_{IH,diff,min}$ . The nominal slew rate for a falling signal is defined as the slew rate between  $V_{IH,diff,min}$  and  $V_{IL,diff,max}$ .

#### **Table 15: Differential Input Slew Rate Definition**

Differential Input Slew Rates (Linear Signals) Input Edge		Measu	red			
		From	То	Calculation		
CK and DK	Rising	V <sub>IL,diff_slew,max</sub>	V <sub>IH,diff_slew,min</sub>	$[V_{IH,diff_{slew,min}} - V_{IL,diff_{slew,max}}]/\Delta TR_{diff}$		
reference	Falling	$V_{IH,diff_slew,min}$	$V_{IL,diff_slew,max}$	$[V_{IH,diff\_slew,min} - V_{IL,diff\_slew,max}]/\Delta TF_{diff}$		

#### Figure 13: Nominal Differential Input Slew Rate Definition for CK, CK#, DKx, and DKx#






# **ODT Characteristics**

ODT effective resistance, R<sub>TT</sub>, is defined by MR1[4:2]. ODT is applied to the DQ, DM, and DK*x*, DK*x*# balls. The individual pull-up and pull-down resistors (R<sub>TTPU</sub> and R<sub>TTPD</sub>) are defined as follows:

 $R_{TTPU} = (V_{DDQ} - V_{OUT}) / |I_{OUT}|$ , under the condition that  $R_{TTPD}$  is turned off

 $R_{TTPD} = (V_{OUT}) / |I_{OUT}|$ , under the condition that  $R_{TTPU}$  is turned off

#### Figure 14: ODT Levels and I-V Characteristics



#### **Table 16: ODT DC Electrical Characteristics**

Parameter/Condition	Symbol	Min	Nom	Мах	Units	Notes
$R_{TT}$ effective impedance from $V_{\text{IL(AC)}}$ to $V_{\text{IH(AC)}}$	$R_{TT\_EFF}$	See Table 17 (page 35).		1, 2		
Deviation of $V_M$ with respect to $V_{DDQ}/2$	ΔVm	-5	-	+5	%	3

Notes: 1. Tolerance limits are applicable after proper ZQ calibration has been performed at a stable temperature and voltage. Refer to ODT Sensitivity (page 36) if either the temperature or voltage changes after calibration.

2. Measurement definition for  $R_{TT}$ : Apply  $V_{IH(AC)}$  to ball under test and measure current  $I[V_{IH(AC)}]$ , then apply  $V_{IL(AC)}$  to ball under test and measure current  $I[V_{IL(AC)}]$ :

$$R_{TT} = \frac{V_{IH(AC)} - V_{IL(AC)}}{\left| I[V_{IH(AC)}] - I[V_{IL(AC)}] \right|}$$

3. Measure voltage ( $V_M$ ) at the tested ball with no load:

$$\Delta VM = \left(\frac{2 \times VM}{V_{DDQ}} - 1\right) \times 100$$

### **ODT Resistors**

The on-die termination resistance is selected by MR1[4:2]. The following table provides an overview of the ODT DC electrical characteristics. The values provided are not speci-



fication requirements; however, they can be used as design guidelines to indicate what  $R_{\rm TT}$  is targeted to provide:

- $R_{TT} 120\Omega$  is made up of  $R_{TT120(PD240)}$  and  $R_{TT120(PU240)}$ .
- $R_{TT}\,60\Omega$  is made up of  $R_{TT60(PD120)}$  and  $R_{TT60(PU120)}.$
- $R_{TT} 40\Omega$  is made up of  $R_{TT40(PD80)}$  and  $R_{TT40(PU80)}$ .

#### Table 17: R<sub>TT</sub> Effective Impedances

R <sub>TT</sub>	Resistor	V <sub>OUT</sub>	Min	Nom	Мах	Units
120Ω	R <sub>TT120(PD240)</sub>	0.2 x V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/1
		0.5 x V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/1
		0.8 x V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/1
	R <sub>TT120(PU240)</sub>	0.2 x V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/1
		0.5 x V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/1
		0.8 x V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/1
120Ω	·	V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.6	RZQ/2
60Ω	R <sub>TT60(PD120)</sub>	0.2 x V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/2
		0.5 x V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/2
		0.8 x V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/2
	R <sub>TT60(PU120)</sub>	0.2 x V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/2
		0.5 x V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/2
		0.8 x V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/2
60Ω		V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.6	RZQ/4
40Ω	R <sub>TT40(PD80)</sub>	0.2 x V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/3
		0.5 x V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/3
		0.8 x V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/3
	R <sub>TT40(PU80)</sub>	0.2 x V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/3
		0.5 x V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/3
		0.8 x V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/3
40Ω		V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.6	RZQ/6



### **ODT Sensitivity**

If either temperature or voltage changes after I/O calibration, then the tolerance limits listed in Table 16 (page 34) and Table 17 (page 35) can be expected to widen according to Table 18 (page 36) and Table 19 (page 36).

#### **Table 18: ODT Sensitivity Definition**

Symbol	Min	Мах	Units
R <sub>TT</sub>	0.9 - dR <sub>TT</sub> dT ×  DT  - dR <sub>TT</sub> dV ×  DV	$1.6 + dR_{TT}dT \times  DT  + dR_{TT}dV \times  $	RZQ/(2,4,6)
		DV	

Note: 1.  $DT = T - T(@ calibration), DV = V_{DDQ} - V_{DDQ}(@ calibration) or V_{DD} - V_{DD}(@ calibration).$ 

#### **Table 19: ODT Temperature and Voltage Sensitivity**

Change	Min	Мах	Units
dR <sub>TT</sub> dT	0	1.5	%/°C
dR <sub>TT</sub> dV	0	0.15	%/mV

## **Output Driver Impedance**

The output driver impedance is selected by MR1[1:0] during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed.

Output specifications refer to the default output driver unless specifically stated otherwise. A functional representation of the output buffer is shown below. The output driver impedance  $R_{ON}$  is defined by the value of the external reference resistor RZQ as follows:

•  $R_{ON,x} = RZQ/y$  (with  $RZQ = 240\Omega \pm 1\%$ ;  $x = 40\Omega$  or  $60\Omega$  with y = 6 or 4, respectively)


The individual pull-up and pull-down resistors  $(R_{\rm ON(PU)} \mbox{ and } R_{\rm ON(PD)})$  are defined as follows:

- $R_{ON(PU)} = (V_{DDQ} V_{OUT}) / |I_{OUT}|$ , when  $R_{ON(PD)}$  is turned off
- $R_{ON(PD)} = (V_{OUT}) / |I_{OUT}|$ , when  $R_{ON(PU)}$  is turned off



#### **Figure 15: Output Driver**

Chip in drive mode



### Table 20: Driver Pull-Up and Pull-Down Impedance Calculations

R	ON	Min	Nom	Мах	Units
RZQ/6 = (2	2 <b>40</b> Ω ±1%)/6	39.6	40	40.4	Ω
RZQ/4 = (2	2 <b>40</b> Ω ±1%)/4	59.4	60	60.6	Ω
Driver	V <sub>out</sub>	Min	Nom	Мах	Units
40Ω pull-down	$0.2 \times V_{DDQ}$	24	40	44	Ω
	$0.5 \times V_{DDQ}$	36	40	44	Ω
	$0.8 \times V_{DDQ}$	36	40	56	Ω
40Ω pull-up	$0.2 \times V_{DDQ}$	36	40	56	Ω
	$0.5 \times V_{DDQ}$	36	40	44	Ω
	$0.8 \times V_{DDQ}$	24	40	44	Ω
60Ω pull-down	$0.2 \times V_{DDQ}$	36	60	66	Ω
	$0.5 \times V_{DDQ}$	54	60	66	Ω
	$0.8 \times V_{DDQ}$	54	60	84	Ω
60Ω pull-up	$0.2 \times V_{DDQ}$	54	60	84	Ω
	$0.5 \times V_{DDQ}$	54	60	66	Ω
	$0.8 \times V_{DDQ}$	36	60	66	Ω

# **Output Driver Sensitivity**

If either the temperature or the voltage changes after ZQ calibration, then the tolerance limits listed in Table 20 (page 37) can be expected to widen according to Table 21 (page 38) and Table 22 (page 38).



### **Table 21: Output Driver Sensitivity Definition**

Symbol	Min	Мах	Units
$R_{ON(PD)} @ 0.2 \times V_{DDQ}$	0.6 - $dR_{ON}dTH \times DT$ - $dR_{ON}dVH \times DV$	$1.1 + dR_{ON}dTH \times DT + dR_{ON}dVH \times DV$	RZQ/(6, 4)
R <sub>ON(PD)</sub> @ 0.5 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTM \times DT - dR_{ON}dVM \times DV$	$1.1 + dR_{ON}dTM \times DT + dR_{ON}dVM \times DV$	RZQ/(6, 4)
R <sub>ON(PD)</sub> @ 0.8 × V <sub>DDQ</sub>	0.9 - dR <sub>ON</sub> dTL × DT - dR <sub>ON</sub> dVL × DV	$1.4 + dR_{ON}dTL \times DT + dR_{ON}dVL \times D$	RZQ/(6, 4)
R <sub>ON(PU)</sub> @ 0.2 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTH \times DT - dR_{ON}dVH \times DV$	$1.4 + dR_{ON}dTH \times DT + dR_{ON}dVH \times DV$	RZQ/(6, 4)
R <sub>ON(PU)</sub> @ 0.5 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTM \times DT - dR_{ON}dVM \times DV$	$1.1 + dR_{ON}dTM \times DT + dR_{ON}dVM \times DV$	RZQ/(6, 4)
R <sub>ON(PU)</sub> @ 0.8 × V <sub>DDQ</sub>	0.6 - dR <sub>ON</sub> dTL × DT - dR <sub>ON</sub> dVL × DV	$1.1 + dR_{ON}dTL \times DT + dR_{ON}dVL \times DV$	RZQ/(6, 4)

Note: 1.  $DT = T - T(@ calibration), DV = V_{DDQ} - V_{DDQ}(@ calibration) or V_{DD} - V_{DD}(@ calibration).$ 

### Table 22: Output Driver Voltage and Temperature Sensitivity

Change	Min	Мах	Unit
dR <sub>ON</sub> dTM	0	1.5	%/°C
dR <sub>ON</sub> dVM	0	0.15	%/mV
dR <sub>ON</sub> dTL	0	1.5	%/°C
dR <sub>ON</sub> dVL	0	0.15	%/mV
dR <sub>ON</sub> dTH	0	1.5	%/°C
dR <sub>ON</sub> dVH	0	0.15	%/mV



# **Output Characteristics and Operating Conditions**

### Table 23: Single-Ended Output Driver Characteristics

Note 1 and 2 apply to entire table

Parameter/Condition	Symbol	Min	Мах	Units	Notes
Output leakage current; DQ are disabled; Any output ball $0V \le V_{OUT} \le V_{DDQ}$ ; ODT is disabled; All other balls not under test = $0V$	I <sub>OZ</sub>	-5	5	μΑ	
Output slew rate: Single-ended; For rising and falling edges, measures between V <sub>OL(AC)</sub> = V <sub>REF</sub> - 0.1 × V <sub>DDQ</sub> and V <sub>OH(AC)</sub> = V <sub>REF</sub> + 0.1 × V <sub>DDQ</sub>	SRQ <sub>SE</sub>	2.5	6	V/ns	4, 5
Single-ended DC high-level output voltage	V <sub>OH(DC)</sub>	$0.8 \times V_{DDQ}$		V	6
Single-ended DC mid-point level output voltage	V <sub>OM(DC)</sub>	$0.5 \times V_{DDQ}$		V	6
Single-ended DC low-level output voltage	V <sub>OL(DC)</sub>	$0.2 \times V_{DDQ}$		V	6
Single-ended AC high-level output voltage	V <sub>OH(AC)</sub>	V <sub>TT</sub> + 0.1	$\times V_{DDQ}$	V	7, 8, 9
Single-ended AC low-level output voltage	V <sub>OL(AC)</sub>	V <sub>TT</sub> - 0.1	× V <sub>DDQ</sub>	V	7, 8, 9
Impedance delta between pull-up and pull-down for DQ and QVLD	MM <sub>PUPD</sub>	-10	10	%	3
Test load for AC timing and output slew rates	Output	to V <sub>TT</sub> (V <sub>DDQ</sub> /2	2) via 25Ω res	istor	9

Notes: 1. All voltages are referenced to V<sub>SS</sub>.

- 2. RZQ is  $240\Omega$  (±1%) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage.
- 3. Measurement definition for mismatch between pull-up and pull-down ( $MM_{PUPD}$ ). Measure both  $R_{ON(PU)}$  and  $R_{ON(PD)}$  at 0.5 ×  $V_{DDQ}$ :

$$MM_{PUPD} = \frac{Ron_{PU} - Ron_{PD}}{Ron_{NOM}} \times 100$$

- 4. The 6 V/ns maximum is applicable for a single DQ signal when it is switching either from HIGH to LOW or LOW to HIGH while the remaining DQ signals in the same byte lane are either all static or switching the opposite direction. For all other DQ signal switching combinations, the maximum limit of 6 V/ns is reduced to 5 V/ns.
- 5. See Table 25 (page 43) for output slew rate.
- 6. See the Driver Pull-Up and Pull-Down Impedance Calculations table for IV curve linearity. Do not use AC test load.
- 7.  $V_{TT} = V_{DDQ}/2$ .
- 8. See Figure 16 (page 41) for an example of a single-ended output signal.
- 9. See Figure 18 (page 42) for the test load configuration.



### **Table 24: Differential Output Driver Characteristics**

Notes 1 and 2 apply to entire table

Parameter/Condition	Symbol	Min	Мах	Units	Notes
Output leakage current; DQ are disabled; Any output ball $0V \le V_{OUT} \le V_{DDQ}$ ; ODT is disabled; All other balls not under test = $0V$	I <sub>OZ</sub>	-5	5	μΑ	
Output slew rate: Differential; For rising and falling edges, measures between $V_{OL,diff(AC)} = -0.2 \times V_{DDQ}$ and $V_{OH,diff(AC)} = +0.2 \times V_{DDQ}$	SRQ <sub>diff</sub>	5	12	V/ns	5
Output differential cross-point voltage	V <sub>OX(AC)</sub>	V <sub>REF</sub> - 150	V <sub>REF</sub> + 150	mV	6
Differential high-level output voltage	V <sub>OH,diff(AC)</sub>	+0.2 ×	« V <sub>DDQ</sub>	V	6
Differential low-level output voltage	V <sub>OL,diff(AC)</sub>	–0.2 ×	« V <sub>DDQ</sub>	V	6
Delta resistance between pull-up and pull-down for QK/QK#	MM <sub>PUPD</sub>	-10	10	%	3
Test load for AC timing and output slew rates	Outpu	ut to V <sub>TT</sub> (V <sub>DD</sub>	<sub>Q</sub> /2) via 25Ω re	esistor	4

Notes: 1. All voltages are referenced to V<sub>SS</sub>.


- 2. RZQ is  $240\Omega$  (±1%) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage.
- 3. Measurement definition for mismatch between pull-up and pull-down ( $MM_{PUPD}$ ). Measure both  $R_{ON(PU)}$  and  $R_{ON(PD)}$  at 0.5 x  $V_{DDQ}$ :

$$MM_{PUPD} = \frac{Ron_{PU} - Ron_{PD}}{Ron_{NOM}} \times 100$$

- 4. See Figure 18 (page 42) for the test load configuration.
- 5. See Table 26 (page 44) for the output slew rate.
- 6. See Figure 17 (page 42) for an example of a differential output signal.




## Figure 16: DQ Output Signal






### **Figure 17: Differential Output Signal**



# **Reference Output Load**

The following figure represents the effective reference load of  $25\Omega$  used in defining the relevant device AC timing parameters as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment.

### Figure 18: Reference Output Load for AC Timing and Output Slew Rate






# **Slew Rate Definitions for Single-Ended Output Signals**

The single-ended output driver is summarized in the following table. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single-ended signals.

### Table 25: Single-Ended Output Slew Rate Definition

Single-Ended Out	tput Slew Rates (Linear Signals)	Mea	sured			
Output	Edge	From	То	Calculation		
DQ and QVLD	Rising	V <sub>OL(AC)</sub>	V <sub>OH(AC)</sub>	$\frac{V_{OH(AC)} - V_{OL(AC)}}{\Delta TR_{SE}}$		
	Falling	V <sub>OH(AC)</sub>	V <sub>OL(AC)</sub>	$\frac{V_{OH(AC)} - V_{OL(AC)}}{\Delta TF_{SE}}$		

## Figure 19: Nominal Slew Rate Definition for Single-Ended Output Signals






# **Slew Rate Definitions for Differential Output Signals**

The differential output driver is summarized in the following table. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for differential signals.

### **Table 26: Differential Output Slew Rate Definition**

Differential Outp	out Slew Rates (Linear Sig- nals)	Mea	sured	
Output	Edge	From	То	Calculation
QKx, QKx#	Rising	V <sub>OL,diff(AC)</sub>	V <sub>OH,diff(AC)</sub>	$\frac{V_{OH,diff(AC)max} - V_{OL,diff(AC)}}{\Delta TR_{diff}}$
	Falling	V <sub>OH,diff(AC)</sub>	V <sub>OL,diff(AC)</sub>	$\frac{V_{OH,diff(AC)} - V_{OL,diff(AC)}}{\Delta TF_{diff}}$

#### Figure 20: Nominal Differential Output Slew Rate Definition for QKx, QKx#





# **Speed Bin Tables**

### Table 27: RL3 2133/1866 Speed Bins

		-09	3F	-093	BE	-10		
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Units
		Clock Ti	ming					
RL = 5 ; WL = 6	<sup>t</sup> CK (avg)	3	4.3	3	4.3	3.5	4.3	ns
RL = 6 ; WL = 7	<sup>t</sup> CK (avg)	2.5	3.5	2.5	3.5	3	3.5	ns
RL = 7 ; WL = 8	<sup>t</sup> CK (avg)	2.5	3	2.5	3	2.5	3	ns
RL = 8 ; WL = 9	<sup>t</sup> CK (avg)	1.875	2.5	1.875	2.5	2	2.5	ns
RL = 9 ; WL = 10	<sup>t</sup> CK (avg)	1.875	2	1.875	2	1.875	2	ns
RL = 10 ; WL = 11	<sup>t</sup> CK (avg)	1.5	2	1.5	2	1.875	2	ns
RL = 11 ; WL = 12	<sup>t</sup> CK (avg)	1.5	1.875	1.5	1.875	1.5	1.875	ns
RL = 12 ; WL = 13	<sup>t</sup> CK (avg)	1.25	1.875	1.25	1.5	1.5	1.66	ns
RL = 13 ; WL = 14	<sup>t</sup> CK (avg)	1.25	1.5	1.25	1.5	1.25	1.5	ns
RL = 14 ; WL = 15	<sup>t</sup> CK (avg)	1.07	1.5	1.07	1.5	1.25	1.33	ns
RL = 15 ; WL = 16	<sup>t</sup> CK (avg)	1.0	1.25	1.0	1.25	1.07	1.33	ns
RL = 16 ; WL = 17	<sup>t</sup> CK (avg)	0.9375	1.25	0.9375	1.25	Rese	ns	
	-	Row Cycle	Timing					
Row cycle time	<sup>t</sup> RC	7.5	-	8.0	-	8	-	ns

The MIN <sup>t</sup>CK value for a given RL/WL parameter must be used to determine the <sup>t</sup>RC mode register setting.



### Table 28: RL3 1600 Speed Bins

The MIN <sup>t</sup> CK value for a given RL/WL parameter must be used to determine the <sup>t</sup> RC mode reg	ister setting.
--	----------------

		-12	25F	125E		-125		
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Units
		Clo	ck Timing					
RL = 5 ; WL = 6	<sup>t</sup> CK (avg)	Rese	rved	4	4.3	4	5	ns
RL = 6 ; WL = 7	<sup>t</sup> CK (avg)	Rese	rved	3	4.3	3.5	4.3	ns
RL = 7 ; WL = 8	<sup>t</sup> CK (avg)	Rese	rved	2.5	3	3	3.5	ns
RL = 8 ; WL = 9	<sup>t</sup> CK (avg)	Rese	rved	2	3	2.5	3	ns
RL = 9 ; WL = 10	<sup>t</sup> CK (avg)	Rese	rved	1.875	2	2.33	2.66	ns
RL = 10 ; WL = 11	<sup>t</sup> CK (avg)	Rese	rved	1.875	2	2	2.33	ns
RL = 11 ; WL = 12	<sup>t</sup> CK (avg)	Rese	rved	1.5	2	1.875	2.33	ns
RL = 12 ; WL = 13	<sup>t</sup> CK (avg)	1.33	1.66	1.5	1.875	1.875	2	ns
RL = 13 ; WL = 14	<sup>t</sup> CK (avg)	1.25	1.5	1.25	1.5	1.5	1.875	ns
RL = 14 ; WL = 15	<sup>t</sup> CK (avg)	Rese	rved	1.25	1.33	1.4	1.66	ns
RL = 15 ; WL = 16	<sup>t</sup> CK (avg)	Rese	rved	Rese	erved	1.33	1.66	ns
RL = 16 ; WL = 17	<sup>t</sup> CK (avg)	Reserved		Reserved		1.25	1.33	ns
		Row C	Cycle Timi	ng				
Row cycle time	tRC	8	_	10	-	12	-	ns



# **AC Electrical Characteristics**

## **Table 29: AC Electrical Characteristics**

Notes 1–7 apply to entire table

			RL3-	2133	RL3-	1866	RL3-	1600		
Parameter		Symbol	Min	Мах	Min	Мах	Min	Мах	Units	Notes
			Clo	ck Timin	g					
Clock period	5									
DLL disable n		<sup>t</sup> CK(DLL_DIS)	8	488	8	488	8	488	ns	8
Clock period DLL enable m	-	<sup>t</sup> CK(avg)	Se	e <sup>t</sup> CK valu	ies in the	RL3 Spee	d Bins tab	ole.	ns	9, 10
High pulse w	idth average	<sup>t</sup> CH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	СК	11
Low pulse wi	dth average	<sup>t</sup> CL(avg)	0.47	0.53	0.47	0.53	0.47	0.53	CK	11
Clock	DLL locked	<sup>t</sup> JIT(per)	-50	50	-60	60	-70	70	ps	12
period jitter	DLL locking	<sup>t</sup> JIT(per),lck	-40	40	-50	50	-60	60	ps	12
Clock absolut	te period	<sup>t</sup> CK(abs)	M			- <sup>t</sup> JIT(per) + <sup>t</sup> JIT(per)	,min; MAX ),max	X =	ps	
Clock absolut	te high pulse width	<sup>t</sup> CH(abs)	0.43	-	0.43	-	0.43	-	<sup>t</sup> CK(avg)	13
Clock absolut	te low pulse width	<sup>t</sup> CL(abs)	0.43	_	0.43	-	0.43	-	<sup>t</sup> CK(avg)	14
Cycle-to-	DLL locked	<sup>t</sup> JIT(cc)	100		120		14	40	ps	15
cycle jitter	DLL locking	<sup>t</sup> JIT(cc),lck	8	0	1	00	120		ps	15
Cumulative	2 cycles	<sup>t</sup> ERR(2per)	-74	74	-88	88	-103	103	ps	16
error across	3 cycles	<sup>t</sup> ERR(3per)	-87	87	-105	105	-122	122	ps	16
	4 cycles	<sup>t</sup> ERR(4per)	-97	97	-117	117	-136	136	ps	16
	5 cycles	<sup>t</sup> ERR(5per)	-105	105	-126	126	-147	147	ps	16
	6 cycles	<sup>t</sup> ERR(6per)	-111	111	-133	133	-155	155	ps	16
	7 cycles	<sup>t</sup> ERR(7per)	-116	116	-139	139	-163	163	ps	16
	8 cycles	<sup>t</sup> ERR(8per)	-121	121	-145	145	-169	169	ps	16
	9 cycles	<sup>t</sup> ERR(9per)	-125	125	-150	150	-175	175	ps	16
	10 cycles	<sup>t</sup> ERR(10per)	-128	128	-154	154	-180	180	ps	16
	11 cycles	<sup>t</sup> ERR(11per)	-132	132	-158	158	-184	184	ps	16
	12 cycles	<sup>t</sup> ERR(12per)	-134	134	-161	161	-188	188	ps	16
	n = 13, 14 49, 50 cycles	<sup>t</sup> ERR(nper)		• •	-		× <sup>t</sup> JIT(per × <sup>t</sup> JIT(per		ps	16
	· · · · · · · · · · · · · · · · · · ·	I	DQ Ir	nput Tim	ing				1	
Data setup time to DK,	Base (specification)	<sup>t</sup> DS(AC150)	-30	-	-15	-	10	-	ps	17, 18
DK#	V <sub>REF</sub> @ 1 V/ns		120	_	135	-	160	_	ps	18, 19



### Table 29: AC Electrical Characteristics (Continued)

Notes 1–7 apply to entire table

			RL3-	2133	RL3-	1866	RL3-	1600		
Parameter		Symbol	Min	Мах	Min	Мах	Min	Мах	Units	Notes
Data setup time to DK,	Base (specification)	<sup>t</sup> DS(AC120)	60	-	75	_	100	-	ps	17, 18
DK#	V <sub>REF</sub> @ 2 V/ns		120	-	135	-	160	-	ps	18, 19
Data hold time from	Base (specification)	<sup>t</sup> DH(DC100)	5	-	20	-	45	-	ps	17, 18
DK, DK#	V <sub>REF</sub> @ 1 V/ns		105	-	120	_	145	-	ps	
Data hold time from	Base (specification)	<sup>t</sup> DH(DC100)	55	-	70	_	95	-	ps	17, 18
DK, DK#	V <sub>REF</sub> @ 2 V/ns		105	-	120	-	145	-	ps	
Minimum dat	ta pulse width	<sup>t</sup> DIPW	280	-	320	_	360	-	ps	20
		•	DQ Ou	utput Tin	ning					
QK, QK# edg edge within l	e to output data byte group	<sup>t</sup> QKQ <sub>x</sub>	_	75	-	85	-	100	ps	
QK, QK# edge to any output da- ta edge within specific data word grouping (only for x36)		<sup>t</sup> QKQ02, <sup>t</sup> QKQ13	_	125	_	135	_	150	ps	22
DQ output he QK#	old time from QK,	tQH	0.38	-	0.38	_	0.38	_	<sup>t</sup> CK(avg)	23
DQ Low-Z tin	ne from CK, CK#	<sup>t</sup> LZ	-360	180	-390	195	-450	225	ps	24, 26
DQ High-Z tir	me from CK, CK#	<sup>t</sup> HZ	-	180	-	195	-	225	ps	24, 26
		Inpu	t and Ou	itput Str	obe Timi	ng				
	K# (falling) edge to/ ng), CK# (falling)	<sup>t</sup> CKDK	-0.27	0.27	-0.27	0.27	-0.27	0.27	СК	29, 34
DK, DK# diffe width	erential input HIGH	<sup>t</sup> DKH	0.45	0.55	0.45	0.55	0.45	0.55	СК	
DK, DK# diffe width	erential input LOW	<sup>t</sup> DKL	0.45	0.55	0.45	0.55	0.45	0.55	СК	
	K# (falling) edge to K# (falling) edge	<sup>t</sup> CKQK	–135 - 5% <sup>t</sup> CK	135 + 5% <sup>t</sup> CK	–140 - 5% <sup>t</sup> CK	140 + 5% <sup>t</sup> CK	–160 - 5% <sup>t</sup> CK	160 + 5% <sup>t</sup> CK	ps	26
-	K# (falling) edge to K# (falling) edge bled	<sup>t</sup> CKQK DLL_DIS	1	10	1	10	1	10	ns	27
QK, QK# diffe HIGH time	erential output	<sup>t</sup> QKH	0.4	-	0.4	-	0.4	_	СК	23



### Table 29: AC Electrical Characteristics (Continued)

Notes 1–7 apply to entire table

			RL3-	2133	RL3-	1866	RL3-	1600			
Parameter		Symbol	Min	Мах	Min	Мах	Min	Мах	Units	Notes	
QK, QK# diffe LOW time	erential output	<sup>t</sup> QKL	0.4	-	0.4	-	0.4	-	СК	23	
QK (falling), C QVLD edge	QK# (rising) edge to	<sup>t</sup> QKVLD	-	125	_	135	-	150	ps	25	
		Con	nmand a	nd Addr	ess Timir	ng					
CTRL, CMD, ADDR, setup	Base (specification)	<sup>t</sup> IS(AC150)	85	-	120	-	170	-	ps	28, 30	
to CK,CK#	V <sub>REF</sub> @ 1 V/ns		235	_	270	-	320	_	ps	19, 30	
CTRL, CMD, ADDR, setup	Base (specification)	<sup>t</sup> IS(AC120)	115	-	150	-	200	-	ps	28, 30	
o CK,CK#	V <sub>REF</sub> @ 1 V/ns		235	-	270	-	320	-	ps	19, 30	
CTRL, CMD, ADDR, hold	Base (specification)	<sup>t</sup> IH(DC100)	65	-	100	-	120	-	ps	28, 30	
from CK,CK#	V <sub>REF</sub> @ 1 V/ns		165	-	200	-	220	-	ps	19, 30	
Minimum CTF pulse width	RL, CMD, ADDR	<sup>t</sup> IPW	470	-	535	-	560	-	ps	20	
Row cycle tim	e	<sup>t</sup> RC	See mir	imum <sup>t</sup> R(	C values ir	n the RL3	Speed Bir	ns table.	e. ns 2		
Refresh rate		<sup>t</sup> REF	64	-	64	-	64	-	ms		
Sixteen-bank	access window	<sup>t</sup> SAW	8	-	8	-	8	-	ns		
Multibank acc	cess delay	<sup>t</sup> MMD	2	-	2	-	2	-	СК	33	
WRITE-to-REA	D to same address	<sup>t</sup> WTR	WL + BL/2	-	WL + BL/2	-	WL + BL/2	-	СК	32	
Mode register any command	r set cycle time to I	<sup>t</sup> MRSC	12	-	12	-	12	-	СК		
READ training READ time	g register minimum	<sup>t</sup> RTRS	2	-	2	-	2	-	СК		
	g register burst end ster set for training	<sup>t</sup> RTRE	1	-	1	-	1	_	СК		
			Calibr	ation Tir	ning				·		
	POWER-UP and RE- SET operation	<sup>t</sup> ZQinit	512	_	512	-	512	_	СК		
	Normal operation	<sup>t</sup> ZQoper	256	-	256	-	256	-	СК		
ZQCS: Short c	alibration time	<sup>t</sup> ZQcs	64	-	64	-	64	-	СК		
		Init	ializatio	n and Re	set Timir	ng					
Begin power- power supplie	supply ramp to es stable	<sup>t</sup> V <sub>DDPR</sub>	_	200	_	200	_	200	ms		



### Table 29: AC Electrical Characteristics (Continued)

Notes 1-7 apply to entire table

		RL3–2133		RL3–	1866	RL3–	1600		
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Units	Notes
RESET# LOW to power supplies stable	<sup>t</sup> RPS	-	200	-	200	-	200	ms	
RESET# LOW to I/O and R <sub>TT</sub> High- Z	<sup>t</sup> lOz	_	20	-	20	-	20	ns	31

- Notes: 1. Parameters are applicable with 0°C  $\leq$  T<sub>C</sub>  $\leq$  +95°C; +1.28V  $\leq$  V<sub>DD</sub>  $\leq$  +1.42V, +2.38V  $\leq$  V<sub>EXT</sub>  $\leq$  +2.63V, +1.14V  $\leq$  V<sub>DDO</sub>  $\leq$  1.26V.
  - 2. All voltages are referenced to V<sub>SS</sub>.
  - 3. The unit <sup>t</sup>CK(avg) represents the actual <sup>t</sup>CK(avg) of the input clock under operation. The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
  - 4. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub>-to-V<sub>IH</sub> swing of up to 900mV in the test environment, but input timing is still referenced to V<sub>REF</sub> (except <sup>t</sup>IS, <sup>t</sup>IH, <sup>t</sup>DS, and <sup>t</sup>DH use the AC/DC trip points and CK,CK# and DKx, DKx# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs and 2 V/ns for differential inputs in the range between V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub>.
  - 5. All timings that use time-based values (ns, μs, ms) should use <sup>t</sup>CK(avg) to determine the correct number of clocks. In the case of noninteger results, all minimum limits should be rounded up to the nearest whole integer, and all maximum limits should be rounded down to the nearest whole integer.
  - 6. The term "strobe" refers to the DK and DK# or QK and QK# differential crossing point when DK and QK, respectively, is the rising edge. Clock, or CK, refers to the CK and CK# differential crossing point when CK is the rising edge.
  - The output load defined in Figure 18 (page 42) is used for all AC timing and slew rates. The actual test load may be different. The output signal voltage reference point is V<sub>DDQ</sub>/2 for single-ended signals and the crossing point for differential signals.
  - 8. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
  - 9. The clock's <sup>t</sup>CK(avg) is the average clock over any 200 consecutive clocks and <sup>t</sup>CK(avg),min is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
  - 10. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of <sup>t</sup>CK(avg) as a long-term jitter component; however, the spread spectrum may not use a clock rate below <sup>t</sup>CK(avg),min.
  - 11. The clock's <sup>t</sup>CH(avg) and <sup>t</sup>CL(avg) are the average half-clock period over any 200 consecutive clocks and is the smallest clock half-period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
  - 12. The period jitter, <sup>t</sup>JIT(per), is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
  - 13. <sup>t</sup>CH(abs) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
  - 14. <sup>t</sup>CL(abs) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.



- 15. The cycle-to-cycle jitter, <sup>t</sup>JIT(cc), is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 16. The cumulative jitter error, <sup>t</sup>ERR(nper), where *n* is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
- 17. <sup>t</sup>DS(base) and <sup>t</sup>DH(base) values are for a single-ended 1 V/ns DQ slew rate and 2 V/ns differential DK, DK# slew rate.
- 18. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DK, DK#) crossing.
- 19. The setup and hold times are listed converting the base specification values (to which derating tables apply) to  $V_{REF}$  when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.
- 20. Pulse width of an input signal is defined as the width between the first crossing of  $V_{\text{REF(DC)}}$  and the consecutive crossing of  $V_{\text{REF(DC)}}$ .
- 21. Mode Register 0 (MR0), bits [3:0] selects the number of clock cycles required to satisfy the minimum <sup>t</sup>RC value. The value programmed into these bits must match one of the allowed combinations shown in the tRC\_MRS table.
- 22. <sup>t</sup>QKQ02 defines the skew between QK0 and DQ[26:18] and between QK2 and DQ[8:0]. <sup>t</sup>QKQ13 defines the skew between QK1 and DQ[35:27] and between QK3 and DQ[17:9].
- 23. When the device is operated with input clock jitter, this parameter needs to be derated by the actual <sup>t</sup>JIT(per) (the larger of <sup>t</sup>JIT(per),min or <sup>t</sup>JIT(per),max of the input clock; output deratings are relative to the SDRAM input clock).
- 24. Single-ended signal parameter.
- 25. For x36 device this specification references the skew between the falling edge of QK0 and QK1 to QVLD0 and the falling edge of QK2 and QK3 to QVLD1.
- 26. The DRAM output timing is aligned to the nominal or average clock. The following output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting <sup>t</sup>ERR(10per),max: <sup>t</sup>CKQK (MIN), and <sup>t</sup>LZ (MIN). The following parameters are required to be derated by subtracting <sup>t</sup>ERR(10per),min: <sup>t</sup>CKQK (MAX), <sup>t</sup>HZ (MAX), and <sup>t</sup>LZ (MAX).
- 27. The <sup>t</sup>DQSCKdll\_dis parameter begins RL 1 cycles after the READ command.
- 28. <sup>t</sup>IS(base) and <sup>t</sup>IH(base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK# differential slew rate.
- 29. These parameters are measured from the input data strobe signal (DK/DK#) crossing to its respective clock signal crossing (CK/CK#). The specification values are not affected by the amount of clock jitter applied as they are relative to the clock signal crossing. These parameters should be met whether or not clock jitter is present.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether or not clock jitter is present.
- 31. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.
- 32. If <sup>t</sup>WTR is violated, the data just written will not be read out when a READ command is issued to the same address. Whatever data was previously written to the address will be output with the READ command.
- 33. This specification is defined as any bank command (READ, WRITE, AREF) to a multi-bank command or a multi-bank command to any bank command. This specification only applies to quad bank WRITE, 3-bank AREF and 4-bank AREF commands. Dual bank WRITE, 2-bank AREF, and all single bank access commands are not bound by this specification.



## 576Mb: x18, x36 RLDRAM 3 AC Electrical Characteristics

34. If the alignment of CK to DK exceeds the data sheet <sup>t</sup>CKDK specification for the purposes of system calibration or timing adjustments, it is possible to put the device into an undefined state, which will cause write failures. The device will remain in this state until either an MR0 command or a RESET# is issued.



# **Temperature and Thermal Impedance Characteristics**

It is imperative that the device's temperature specifications be maintained in order to ensure that the junction temperature is in the proper operating range to meet data sheet specifications. An important way to maintain the proper junction temperature is to use the device's thermal impedances correctly. Thermal impedances are listed for the available packages.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications" prior to using thermal impedances listed below.

The device's safe junction temperature range can be maintained when the  $T_C$  specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required in order to meet the case temperature specifications.

#### **Table 30: Temperature Limits**

Parameter		Symbol	Min	Мах	Units	Notes
Storage temperature		T <sub>STG</sub>	-55	150	°C	1
Reliability junction temperature	Commercial	T <sub>J(REL)</sub>	<sub>I(REL)</sub> - 110 °C		°C	2
	Industrial		-	110	°C	2
Operating junction temperature	Commercial	T <sub>J(OP)</sub>	0	100	°C	3
	Industrial		-40	100	°C	3
Operating case temperature	Commercial	Τ <sub>C</sub>	0	95	°C	4, 5
	Industrial		-40	95	°C	4, 5

Notes: 1. MAX storage case temperature; T<sub>STG</sub> is measured in the center of the package (see Figure 21 (page 54)). This case temperature limit is allowed to be exceeded briefly during package reflow, as noted in Micron technical note TN-00-15.

- 2. Temperatures greater than 110°C may cause permanent damage to the device. This is a stress rating only and functional operation of the device at or above this is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect the reliability of the part.
- 3. Junction temperature depends upon package type, cycle time, loading, ambient temperature, and airflow.
- 4. MAX operating case temperature;  $T_C$  is measured in the center of the package (see Figure 21 (page 54)).
- 5. Device functionality is not guaranteed if the device exceeds maximum  $T_{\rm C}$  during operation.

### **Table 31: Thermal Impedance**


Package	Substrate	θ JA (°C/W) Airflow = 0m/s	θ JA (°C/W) Airflow = 1m/s	θ JA (°C/W) Airflow = 2m/s	θ JB (°C/W)	θ JC (°C/W)
Die Rev A	Low conductivity	39.3	28.8	25.2	N/A	2.0
Die Kev A	High conductivity	22.0	17.2	15.9	10.3	N/A



Package	Substrate	θ JA (°C/W) Airflow = 0m/s	θ JA (°C/W) Airflow = 1m/s	θ JA (°C/W) Airflow = 2m/s	θ JB (°C/W)	θ JC (°C/W)
Die Rev B	Low conductivity	38.7	28.7	25.5	N/A	2.1
Die Kev B	High conductivity	21.8	17.2	16.0	6.4	N/A

Note: 1. Thermal impedance data is based on a number of samples from multiple lots, and should be viewed as a typical number.

#### Figure 21: Example Temperature Test Point Location





# **Command and Address Setup, Hold, and Derating**

The total <sup>I</sup>IS (setup time) and <sup>I</sup>IH (hold time) required is calculated by adding the data sheet <sup>I</sup>IS (base) and <sup>I</sup>IH (base) values (see Table 32 (page 55); values come from (page 0 )) to the  $\Delta^{I}$ IS and  $\Delta^{I}$ IH derating values (see Table 33 (page 56)), respectively. Example: <sup>I</sup>IS (total setup time) = <sup>I</sup>IS (base) +  $\Delta^{I}$ IS. For a valid transition, the input signal must remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for some time <sup>I</sup>VAC (see Table 35 (page 57)).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$  at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH(AC)}/V_{IL(AC)}$ . For slew rates which fall between the values listed in Table 33 (page 56) and Table 35 (page 57) for Valid Transition, the derating values may be obtained by linear interpolation.

Setup (<sup>I</sup>IS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup (<sup>I</sup>IS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value (see Figure 22 (page 58)). If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 24 (page 60)).

Hold (<sup>t</sup>IH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold (<sup>t</sup>IH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value (see Figure 23 (page 59)). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to the  $V_{REF(DC)}$  level is used for derating value (see Figure 25 (page 61)).

# Table 32: Command and Address Setup and Hold Values Referenced at 1 V/ns – AC/DC-Based

Symbol	RL3-2133	RL3-1866	RL3-1600	Units	Reference
<sup>t</sup> IS(base),AC150	85	120	170	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IS(base),AC120	115	150	200	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> IH(base),DC100	65	100	120	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>



Δ <sup>t</sup> IS, Δ <sup>t</sup> IH D	eratin	g (ps)	- AC/D	C-Base	ed AC	150 Th	resho	d: V <sub>IH(</sub>	(AC) = V	REF(DC)	+ 150	mV, V <sub>I</sub>	L(AC) =	V <sub>REF(D</sub>	<sub>C)</sub> - 150	0mV
CMD/ADDR		CK, CK# Differential Slew Rate														
Slew Rate	4.0 V/ns		3.0 V/ns		2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4 V/ns 1.2 V/ns		s 1.0 V/ı			
(V/ns)	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH
2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10

# Table 33: Derating Values for <sup>t</sup>IS/<sup>t</sup>IH – AC150/DC100-Based




Δ <sup>t</sup> IS, Δ <sup>t</sup> IH D	eratin	g (ps)	- AC/D	C-Base	ed AC	120 Th	resho	d: V <sub>IH(</sub>	(AC) = <b>V</b>	REF(DC)	+ 120	mV, V <sub>I</sub>	L(AC) =	V <sub>REF(D</sub>	<sub>C)</sub> - 12	0mV
CMD/ADDR		CK, CK# Differential Slew Rate														
Slew Rate	4.0 V/ns		3.0 V/ns		2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2 V/ns		1.0 V/ns	
(V/ns)	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH
2.0	60	50	60	50	60	50	68	58	76	66	84	74	92	84	100	100
1.5	40	34	40	34	40	34	48	42	56	50	64	58	72	68	80	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10

# Table 34: Derating Values for <sup>t</sup>IS/<sup>t</sup>IH – AC120/DC100-Based

## Table 35: Minimum Required Time <sup>t</sup>VAC Above V<sub>IH(AC)</sub> (or Below V<sub>IL(AC)</sub>) for Valid Transition

Slew Rate (V/ns)	<sup>t</sup> VAC (ps)
>2.0	175
2.0	170
1.5	167
1.0	163
0.9	162
0.8	161
0.7	159
0.6	155
0.5	150
<0.5	150







### Figure 22: Nominal Slew Rate and <sup>t</sup>VAC for <sup>t</sup>IS (Command and Address - Clock)








### Figure 23: Nominal Slew Rate for <sup>t</sup>IH (Command and Address - Clock)









### Figure 24: Tangent Line for <sup>t</sup>IS (Command and Address - Clock)







### Figure 25: Tangent Line for <sup>t</sup>IH (Command and Address - Clock)





# Data Setup, Hold, and Derating

The total <sup>t</sup>DS (setup time) and <sup>t</sup>DH (hold time) required is calculated by adding the data sheet <sup>t</sup>DS (base) and <sup>t</sup>DH (base) values (see the table below; values come from (page 0 )) to the  $\Delta^t$ DS and  $\Delta^t$ DH derating values (see Table 37 (page 63)), respectively. Example: <sup>t</sup>DS (total setup time) = <sup>t</sup>DS (base) +  $\Delta^t$ DS. For a valid transition, the input signal has to remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for some time <sup>t</sup>VAC (see Table 39 (page 64)).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$ ) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH}/V_{IL(AC)}$ . For slew rates which fall between the values listed in Table 37 (page 63) and Table 39 (page 64), the derating values may obtained by linear interpolation.

Setup (<sup>t</sup>DS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup (<sup>t</sup>DS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value (see Figure 26 (page 65)). If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 28 (page 67)).

Hold (<sup>t</sup>DH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold (<sup>t</sup>DH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value (see Figure 27 (page 66)). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC-to- $V_{REF(DC)}$  region is used for derating value (see Figure 29 (page 68)).

Symbol	RL3-2133	RL3-1866	RL3-1600	Units	Reference
<sup>t</sup> DS(base),AC150 at 1V/ns	-30	-15	10	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> DS(base),AC120 at 2v/ns	60	75	100	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
<sup>t</sup> DH(base),DC100 at 1v/ns	5	20	45	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>
<sup>t</sup> DH(base),DC100 at 2v/ns	55	70	95	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>

### Table 36: Data Setup and Hold Values at 1 V/ns (DKx, DKx# at 2V/ns) – AC/DC-Based



## Table 37: Derating Values for <sup>t</sup>DS/<sup>t</sup>DH – AC150/DC100-Based

Empty cells indicate slew rate combinations not supported

				Δ'	t <b>DS</b> , Δt	DH De	rating	(ps) -	AC/DC	-Based	ł					
						DKx,	, DKx#	Diffe	rential	Slew	Rate					
DQ Slew	DO Slew 4.0 V/ns		3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	/ns 1.2 V		V/ns 1.0 V/	
Rate (V/ns)	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	Δ <sup>t</sup> DH	∆ <sup>t</sup> DS	Δ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	$\Delta^t \mathbf{D} \mathbf{H}$	<b>∆</b> <sup>t</sup> DS	∆ <sup>t</sup> DH
2.0	75	50	75	50	75	50										
1.5	50	34	50	34	50	34	58	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			0	-4	0	-4	8	4	16	12	24	20				
0.8					0	-10	8	-2	16	6	24	14	32	24		
0.7							8	-8	16	0	24	8	32	18	40	34
0.6									15	-10	23	-2	31	8	39	24
0.5											14	-16	22	-6	30	10
0.4													7	-26	15	-10



### Table 38: Derating Values for <sup>t</sup>DS/<sup>t</sup>DH – AC120/DC100-Based

Empty cells indicate slew rate combinations not supported


$\Delta^{t}$ DS, $\Delta^{t}$ DH Derating (ps) - AC/DC-Based																
	DKx, DKx# Differential Slew Rate															
DQ Slew 8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		
Rate (V/ns)	Δ <sup>t</sup> DS	∆ <sup>t</sup> DH	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	<b>∆</b> <sup>t</sup> DS	∆ <sup>t</sup> DH	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	<b>∆</b> <sup>t</sup> DS	Δ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	<b>∆</b> <sup>t</sup> DS	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	∆ <sup>t</sup> DH
4.0	30	25	30	25	30	25										
3.5	26	22	26	22	26	22	26	22								
3.0	20	17	20	17	20	17	20	17	20	17						
2.5			12	10	12	10	12	10	12	10	12	10				
2.0					0	0	0	0	0	0	0	0	0	0		
1.5							-20	-16	-20	-16	-20	-16	-20	-16	-12	-8
1.0									-60	-50	-60	-50	-60	-50	-52	-42
0.9											-60	-50	-60	-50	-52	-42
0.8													-60	-50	-52	-42

## Table 39: Minimum Required Time <sup>t</sup>VAC Above V<sub>IH(AC)</sub> (or Below V<sub>IL(AC)</sub>) for Valid Transition

Slew Rate (V/ns)	<sup>t</sup> VAC (ps)
>2.0	175
2.0	170
1.5	167
1.0	163
0.9	162
0.8	161
0.7	159
0.6	155
0.5	150
<0.5	150




### Figure 26: Nominal Slew Rate and <sup>t</sup>VAC for <sup>t</sup>DS (DQ - Strobe)



Note: 1. Both the clock and the strobe are drawn on different time scales.




### Figure 27: Nominal Slew Rate for <sup>t</sup>DH (DQ - Strobe)



Note: 1. Both the clock and the strobe are drawn on different time scales.




### Figure 28: Tangent Line for <sup>t</sup>DS (DQ - Strobe)



Note: 1. Both the clock and the strobe are drawn on different time scales.



## Figure 29: Tangent Line for <sup>t</sup>DH (DQ - Strobe)



Note: 1. Both the clock and the strobe are drawn on different time scales.



# Commands

The following table provides descriptions of the valid commands of the RLDRAM 3 device. All command and address inputs must meet setup and hold times with respect to the rising edge of CK.

### **Table 40: Command Descriptions**

Command	Description
NOP	The NOP command prevents new commands from being executed by the DRAM. Operations already in progress are not affected by NOP commands. Output values depend on com- mand history.
MRS	Mode registers MR0, MR1, and MR2 are used to define various modes of programmable operations of the DRAM. A mode register is programmed via the MODE REGISTER SET (MRS) command during initialization and retains the stored information until it is reprogrammed, RESET# goes LOW, or until the device loses power. The MRS command can be issued only when all banks are idle, and no bursts are in progress.
READ	The READ command is used to initiate a burst read access to a bank. The BA[3:0] inputs select a bank, and the address provided on inputs A[19:0] select a specific location within a bank.
WRITE	The WRITE command is used to initiate a burst write access to a bank (or banks). MRS bits MR2[4:3] select single, dual, or quad bank WRITE protocol. The BA[ <i>x</i> :0] inputs select the bank(s) (x = 3, 2, or 1 for single, dual, or quad bank WRITE, respectively). The address provided on inputs A[19:0] select a specific location within the bank. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If the DM signal is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored (that is, this part of the data word will not be written).
AREF	The AREF command is used during normal operation of the RLDRAM 3 to refresh the memory con- tent of a bank. There are two methods by which the RLDRAM 3 can be refreshed, both of which are selected within the mode register. The first method, bank address-controlled AREF, is identical to the method used in RLDRAM2. The second method, multibank AREF, enables refreshing of up to four banks simultaneously. More information is available in the Auto Refresh section. For both methods, the command is nonpersistent, so it must be issued each time a refresh is required.

### Table 41: Command Table

Note 1 applies to the entire table

Operation	Code	CS#	WE#	REF#	A[19:0]	BA[3:0]	Notes
NOP	NOP	Н	Х	Х	Х	Х	
MRS	MRS	L	L	L	OPCODE	OPCODE	
READ	READ	L	Н	Н	A	BA	2
WRITE	WRITE	L	L	Н	А	BA	2
AUTO REFRESH	AREF	L	Н	L	А	BA	3

Notes: 1. X = "Don't Care;" H = logic HIGH; L = logic LOW; A = valid address; BA = valid bank address; OPCODE = mode register bits

- 2. Address width varies with burst length and configuration; see the Address Widths of Different Burst Lengths table for more information.
- 3. Bank address signals (BA) are used only during bank address-controlled AREF; Address signals (A) are used only during multibank AREF.




# **MODE REGISTER SET (MRS) Command**

The mode registers, MR0, MR1, and MR2, store the data for controlling the operating modes of the memory. The MODE REGISTER SET (MRS) command programs the RLDRAM 3 operating modes and I/O options. During an MRS command, the address inputs are sampled and stored in the mode registers. The BA[1:0] signals select between mode registers 0–2 (MR0–MR2). After the MRS command is issued, each mode register retains the stored information until it is reprogrammed, until RESET# goes LOW, or until the device loses power.

After issuing a valid MRS command, <sup>t</sup>MRSC must be met before any command can be issued to the RLDRAM 3. The MRS command can be issued only when all banks are idle, and no bursts are in progress.


### Figure 30: MRS Command Protocol





# Mode Register 0 (MR0)

## Figure 31: MR0 Definition for Non-Multiplexed Address Mode



- Notes: 1. BA2, BA3, and all address balls corresponding to reserved bits must be held LOW during the MRS command.
  - 2. BL8 not allowed.



## <sup>t</sup>RC

Bits MR0[3:0] select the number of clock cycles required to satisfy the <sup>t</sup>RC specifications.

After a READ, WRITE, or AREF command is issued to a bank, a subsequent READ, WRITE, or AREF cannot be issued to the same bank until <sup>t</sup>RC has been satisfied.

The correct (<sup>t</sup>RC\_MRS) value to program for MR0 command bits [3:0] is shown in the table below. These are the only allowed settings. Using a value other than the one shown for a given RL/WL and speed grade combination is not allowed.

Parameter	-093F	-093E	-107E	-125F	-125E	-125
RL = 5; WL = 6	3	3	3	Reserved	3	3
RL = 6; WL = 7	3	4	3	Reserved	4	4
RL = 7; WL = 8	3	4	4	Reserved	4	4
RL = 8; WL = 9	4	5	4	Reserved	5	5
RL = 9; WL = 10	4	5	5	Reserved	6	6
RL = 10; WL = 11	5	6	5	Reserved	6	6
RL = 11; WL = 12	5	6	6	Reserved	7	7
RL = 12; WL = 13	6	7	6	6	7	7
RL = 13; WL = 14	6	7	7	7	8	8
RL = 14; WL = 15	8	8	7	Reserved	9	9
RL = 15; WL = 16	8	8	8	Reserved	Reserved	10
RL = 16; WL = 17	8	9	Reserved	Reserved	Reserved	10

### Table 42: <sup>t</sup>RC\_MRS Values

## **Data Latency**

The data latency register uses MR0[7:4] to set both the READ and WRITE latency (RL and WL). The valid operating frequencies for each data latency register setting can be found in (page 0).

## **DLL Enable/Disable**

Through the programming of MR0[8], the DLL can be enabled or disabled.

The DLL must be enabled for normal operation. The DLL must be enabled during the initialization routine and upon returning to normal operation after having been disabled for the purpose of debugging or evaluation. To operate the RLDRAM with the DLL disabled, the <sup>t</sup>RC MRS setting must equal the read latency (RL) setting. Enabling the DLL should always be followed by resetting the DLL using the appropriate MR1 command.

## **Address Multiplexing**

Although the RLDRAM has the ability to operate similar to an SRAM interface by accepting the entire address in one clock (non-multiplexed, or broadside addressing), MR0[9] can be set to 1 so that it functions with multiplexed addressing, similar to a traditional DRAM. In multiplexed address mode, the address is provided to the RLDRAM in two parts that are latched into the memory with two consecutive rising edges of CK.




When in multiplexed address mode, only 11 address balls are required to control the RLDRAM, as opposed to 20 address balls when in non-multiplexed address mode. The data bus efficiency in continuous burst mode is only affected when using the BL = 2 setting because the device requires two clocks to read and write data. During multiplexed mode, the bank addresses as well as WRITE and READ commands are issued during the first address part, Ax. The Address Mapping in Multiplexed Address Mode table shows the addresses needed for both the first and second rising clock edges (Ax and Ay, respectively).

After MR0[9] is set HIGH, READ, WRITE, and MRS commands follow the format described in the Command Description in Multiplexed Address Mode figure. Refer to Multiplexed Address Mode for further information on operation with multiplexed addressing.



# Mode Register 1 (MR1)





- Notes: 1. BA2, BA3, and all address balls corresponding to reserved bits must be held LOW during the MRS command.
  - 2. BL8 not available in x36.

## **Output Drive Impedance**

The RLDRAM 3 uses programmable impedance output buffers, which enable the user to match the driver impedance to the system. MR1[0] and MR1[1] are used to select 40 $\Omega$  or 60 $\Omega$  output impedance, but the device powers up with an output impedance of 40 $\Omega$ . The drivers have symmetrical output impedance. To calibrate the impedance a 240 $\Omega$  ±1% external precision resistor (RZQ) is connected between the ZQ ball and V<sub>SSQ</sub>.

The output impedance is calibrated during initialization through the ZQCL mode register setting. Subsequent periodic calibrations (ZQCS) may be performed to compensate for shifts in output impedance due to changes in temperature and voltage. More detailed information on calibration can be found in the ZQ Calibration section.

## **DQ On-Die Termination (ODT)**

MR1[4:2] are used to select the value of the on-die termination (ODT) for the DQ, DK*x* and DM balls. When enabled, ODT terminates these balls to  $V_{DDQ}/2$ . The RLDRAM 3 device supports 40 $\Omega$ , 60 $\Omega$ , or 120 $\Omega$  ODT. The ODT function is dynamically switched off when a DQ begins to drive after a READ command has been issued. Similarly, ODT is designed to switch on at the DQs after the RLDRAM has issued the last piece of data. The DM and DK*x* balls are always terminated after ODT is enabled.

## **DLL Reset**

Programming MR1[5] to 1 activates the DLL RESET function. MR1[5] is self-clearing, meaning it returns to a value of 0 after the DLL RESET function has been initiated.



Whenever the DLL RESET function is initiated, CK/CK# must be held stable for 512 clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may cause output timing specifications, such as <sup>t</sup>CKQK, to be invalid .

## **ZQ** Calibration

The ZQ CALIBRATION mode register command is used to calibrate the DRAM output drivers ( $R_{ON}$ ) and ODT values ( $R_{TT}$ ) over process, voltage, and temperature, provided a dedicated 240 $\Omega$  (±1%) external resistor is connected from the DRAM's RZQ ball to  $V_{SSQ}$ . Bit MR1[6] selects between ZQ calibration long (ZQCL) and ZQ calibration short (ZQCS), each of which are described in detail below. When bit MR1[7] is set HIGH, it enables the calibration sequence. Upon completion of the ZQ calibration sequence, MR1[7] automatically resets LOW.

The RLDRAM 3 needs a longer time to calibrate  $R_{ON}$  and ODT at power-up initialization and a relatively shorter time to perform periodic calibrations. An example of ZQ calibration timing is shown below.


All banks must have <sup>t</sup>RC met before ZQCL or ZQCS mode register settings can be issued to the DRAM. No other activities (other than loading another ZQCL or ZQCS mode register setting may be issued to another DRAM) can be performed on the DRAM channel by the controller for the duration of <sup>t</sup>ZQinit or <sup>t</sup>ZQoper. The quiet time on the DRAM channel helps accurately calibrate R<sub>ON</sub> and ODT. After DRAM calibration is achieved, the DRAM will disable the ZQ ball's current consumption path to reduce power.

ZQ CALIBRATION mode register settings can be loaded in parallel to DLL reset and locking time.

In systems that share the ZQ resistor between devices, the controller must not allow overlap of <sup>t</sup>ZQinit, <sup>t</sup>ZQoper, or <sup>t</sup>ZQcs between devices.



#### Figure 33: ZQ Calibration Timing (ZQCL and ZQCS)



- Notes: 1. All devices connected to the DQ bus should be held High-Z during calibration.
  - 2. The state of QK and QK# are unknown during ZQ calibration.
  - 3. <sup>t</sup>MRSC after loading the MR1 settings, QVLD output drive strength will be at the value selected or higher (lower resistance) until ZQ calibration is complete.

#### **ZQ** Calibration Long

The ZQ calibration long (ZQCL) mode register setting is used to perform the initial calibration during a power-up initialization and reset sequence. It may be loaded at any time by the controller depending on the system environment. ZQCL triggers the calibration engine inside the DRAM. After calibration is achieved, the calibrated values are transferred from the calibration engine to the DRAM I/O, which are reflected as updated  $R_{ON}$  and ODT values.

The DRAM is allowed a timing window defined by either <sup>t</sup>ZQinit or <sup>t</sup>ZQoper to perform the full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter <sup>t</sup>ZQinit must be satisfied. When initialization is complete, subsequent loading of the ZQCL mode register setting requires the timing parameter <sup>t</sup>ZQoper to be satisfied.

#### **ZQ Calibration Short**

The ZQ calibration short (ZQCS) mode register setting is used to perform periodic calibrations to account for small voltage and temperature variations. The shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter <sup>t</sup>ZQCS. ZQCS can effectively correct a minimum of 0.5% R<sub>ON</sub> and R<sub>TT</sub> impedance error within 64 clock cycles, assuming the maximum sensitivities specified in the ODT Temperature and Voltage Sensitivity and the Output Driver Voltage and Temperature Sensitivity tables.



## **AUTO REFRESH Protocol**

The AUTO REFRESH (AREF) protocol is selected with bit MR1[8]. There are two ways in which AREF commands can be issued to the RLDRAM. Depending upon how bit MR1[8] is programmed, the memory controller can issue either bank address-controlled or multibank AREF commands. Bank address-controlled AREF uses the BA[3:0] inputs to refresh a single bank per command. Multibank AREF is enabled by setting bit MR1[8] HIGH during an MRS command. This refresh protocol enables the simultane-ous refreshing of a row in up to four banks. In this method, the address pins A[15:0] represent banks 0–15, respectively. More information on both AREF protocols can be found in AUTO REFRESH Command (page 84).

### **Burst Length (BL)**

Burst length is defined by MR1[9] and MR1[10]. Read and write accesses to the RLDRAM are burst-oriented, with the burst length being programmable to 2, 4, or 8. Figure 34 (page 78) shows the different burst lengths with respect to a READ command. Changes in the burst length affect the width of the address bus (see the following table for details).


The data written by the prior burst length is not guaranteed to be accurate when the burst length of the device is changed.

	Configuration					
Burst Length	x18	x36				
2	A[19:0]	A[18:0]				
4	A[18:0]	A[17:0]				
8	A[17:0]	NA				

#### Table 43: Address Widths of Different Burst Lengths




#### **Figure 34: Read Burst Lengths**



Note: 1. DO an = data-out from bank a and address an.



# Mode Register 2 (MR2)



#### Figure 35: MR2 Definition for Non-Multiplexed Address Mode

Note: 1. BA2, BA3, and all address balls corresponding to reserved bits must be held LOW during the MRS command.


## **READ Training Register (RTR)**

The READ training register (RTR) is controlled through MR2[2:0]. It is used to output a predefined bit sequence on the output balls to aid in system timing calibration. MR2[2] is the master bit that enables or disables access to the READ training register, and MR2[1:0] determine which predefined pattern for system calibration is selected. If MR2[2] is set to 0, the RTR is disabled, and the DRAM operates in normal mode. When MR2[2] is set to 1, the DRAM no longer outputs normal read data, but a predefined pattern that is defined by MR2[1:0].

Prior to enabling the RTR, all banks must be in the idle state (<sup>I</sup>RC met). When the RTR is enabled, all subsequent READ commands will output four bits of a predefined sequence from the RTR on all DQs. The READ latency during RTR is defined with the Data Latency bits in MR0. To loop on the predefined pattern when the RTR is enabled, successive READ commands must be issued and satisfy <sup>I</sup>RTRS. Address balls A[19:0] are considered "Don't Care" during RTR READ commands. Bank address bits BA[3:0] must access Bank 0 with each RTR READ command. <sup>I</sup>RC does not need to be met in between RTR READ commands to Bank 0. When the RTR is enabled, only READ commands are allowed. When the last RTR READ burst has completed and <sup>I</sup>RTRE has been satisfied, an MRS command can be issued to exit the RTR. Standard RLDRAM 3 operation may then start after <sup>t</sup>MRSC has been met. The RESET function is supported when the RTR is enabled.

If MR2[1:0] is set to 00 a 0-1-0-1 pattern will be output on all DQs with each RTR READ command. If MR2[1:0] is set to 01, a 0-1-0-1 pattern will output on all even DQs and the opposite pattern, a 1-0-1-0, will output on all odd DQs with each RTR READ command.

Enabling RTR may corrupt previously written data.



Note: 1. RL = READ latency defined with data latency MR0 setting.

09005aef84003617 576mb\_rldram3.pdf - Rev. L 1/19 EN

80



## WRITE Protocol

Single or multibank WRITE operation is programmed with bits MR2[4:3]. The purpose of multibank WRITE operation is to reduce the effective <sup>t</sup>RC during READ commands. When dual- or quad-bank WRITE protocol is selected, identical data is written to two or four banks, respectively. With the same data stored in multiple banks on the RLDRAM, the memory controller can select the appropriate bank to READ the data from and minimize <sup>t</sup>RC delay. Detailed information on the multibank WRITE protocol can be found in Multibank WRITE (page 82).

# **WRITE Command**


Write accesses are initiated with a WRITE command. The address needs to be provided concurrent with the WRITE command.

During WRITE commands, data will be registered at both edges of DK, according to the programmed burst length (BL). The RLDRAM operates with a WRITE latency (WL) determined by the data latency bits within MR0. The first valid data is registered at the first rising DK edge WL cycles after the WRITE command.

Any WRITE burst may be followed by a subsequent READ command (assuming <sup>t</sup>RC is met). Depending on the amount of input timing skew, an additional NOP command might be necessary between WRITE and READ commands to avoid external data bus contention (see Figure 44 (page 89)).

Setup and hold times for incoming DQ relative to the DK edges are specified as <sup>t</sup>DS and <sup>t</sup>DH. The input data is masked if the corresponding DM signal is HIGH.

#### Figure 37: WRITE Command





## **Multibank WRITE**

All the information provided above in the WRITE section is applicable to a multibank WRITE operation as well. Either two or four banks can be simultaneously written to when the appropriate MR2[4:3] mode register bits are selected.

If a dual-bank WRITE has been selected through the mode register, both banks *x* and *x* +8 will be written to simultaneously with identical data provided during the WRITE command. For example, when a dual-bank WRITE has been loaded and the bank address for Bank 1 has been provided during the WRITE command, Bank 9 will also be written to at the same time. When a dual-bank WRITE command is issued, only bank address bits BA[2:0] are valid and BA3 is considered a "Don't Care."

The same methodology is used if the quad-bank WRITE has been selected through the mode register. Under these conditions, when a WRITE command is issued to Bank *x*, the data provided on the DQs will be issued to banks *x*, *x*+4, *x*+8, and *x*+12. When a quad-bank WRITE command is issued, only bank address bits BA[1:0] are valid and BA[3:2] are considered "Don't Care."

The timing parameter <sup>t</sup>SAW must be adhered to when operating with multibank WRITE commands. This parameter limits the number of active banks at 16 within an 8ns window. The <sup>t</sup>MMD specification must also be followed if the quad-bank WRITE is being used. This specification requires two clock cycles between any bank command (READ, WRITE, or AREF) to a quad-bank WRITE or a quad-bank WRITE to any bank command. The data bus efficiency is not compromised if BL4 or BL8 is being utilized.

# **READ Command**

Read accesses are initiated with a READ command (see the figure below). Addresses are provided with the READ command.

During READ bursts, the memory device drives the read data so it is edge-aligned with the QK signals. After a programmable READ latency, data is available at the outputs. One half clock cycle prior to valid data on the read bus, the data valid signal(s), QVLD, transitions from LOW to HIGH. QVLD is also edge-aligned with the QK signals.


The skew between QK and the crossing point of CK is specified as <sup>t</sup>CKQK. <sup>t</sup>QKQ*x* is the skew between a QK pair and the last valid data edge generated at the DQ signals in the associated byte group, such as DQ[7:0] and QK0. <sup>t</sup>QKQ*x* is derived at each QK clock edge and is not cumulative over time. For the x36 device, the <sup>t</sup>QKQ02 and <sup>t</sup>QKQ13 specifications define the relationship between the DQs and QK signals within specific data word groupings. <sup>t</sup>QKQ02 defines the skew between QK0 and DQ[26:18] and between QK2 and DQ[8:0]. <sup>t</sup>QKQ13 defines the skew between QK1 and DQ[35:17] and between QK3 and DQ[17:9].

After completion of a burst, assuming no other commands have been initiated, output data (DQ) will go High-Z. The QVLD signal transitions LOW on the last bit of the READ burst. The QK clocks are free-running and will continue to cycle after the read burst is complete. Back-to-back READ commands are possible, producing a continuous flow of output data.

Any READ burst may be followed by a subsequent WRITE command. Some systems having long line lengths or severe skews may need an additional idle cycle inserted between READ and WRITE commands to prevent data bus contention.



#### Figure 38: READ Command






# **AUTO REFRESH Command**

The RLDRAM 3 device uses two unique AUTO REFRESH (AREF) command protocols, bank address-controlled AREF and multibank AREF. The desired protocol is selected by setting MR1[8] LOW (for bank address-controlled AREF) or HIGH (for multibank AREF) during an MRS command. Bank address-controlled AREF is identical to the method used in RLDRAM2 devices, whereby banks are refreshed independently. The value on bank addresses BA[3:0], issued concurrently with the AREF command, define which bank is to be refreshed. The array address is generated by an internal refresh counter, effectively making each address bit a "Don't Care" during the AREF command. The delay between the AREF command and a subsequent command to the same bank must be at least <sup>t</sup>RC.

#### Figure 39: Bank Address-Controlled AUTO REFRESH Command



The multibank AREF protocol, enabled by setting bit MR1[8] HIGH during an MRS command, enables the simultaneous refresh of a row in up to four banks. In this method, address balls A[15:0] represent banks [15:0], respectively. The row addresses are generated by an internal refresh counter for each bank; therefore, the purpose of the address balls during an AREF command is only to identify the banks to be refreshed. The bank address balls BA[3:0] are considered "Don't Care" during a multibank AREF command.

A multibank AUTO REFRESH is performed for a given bank when its corresponding address ball is asserted HIGH during an AREF command. Any combination of up to four address balls can be asserted HIGH during the rising clock edge of an AREF command to simultaneously refresh a row in each corresponding bank. The delay between an AREF command and subsequent commands to the banks refreshed must be at least <sup>t</sup>RC. Adherence to <sup>t</sup>SAW must be followed when simultaneously refreshing multiple banks. If refreshing three or four banks with the multibank AREF command, <sup>t</sup>MMD must be followed. This specification requires two clock cycles between any bank command (READ, WRITE, AREF) to the multibank AREF or the multibank AREF to any bank




command. Note that refreshing one or two banks with the multibank AREF command is not subject to the <sup>t</sup>MMD specification.

The entire device must be refreshed every 64ms (<sup>t</sup>REF). The RLDRAM device requires 128K cycles at an average periodic interval of 0.489µs MAX (64ms/[8K rows x 16 banks]).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 128 subsequent refresh commands can be issued as long as these commands are distributed among all 16 banks with no more than 8 refreshes per bank. Every access must ensure that <sup>t</sup>RC of the bank has been meet and no more than 128 refreshes can be issued within 128 × average periodic interval of 0.489µs ( $128 \times 0.489µs = 62.59µs$ ).

#### Figure 40: Multibank AUTO REFRESH Command





# **INITIALIZATION Operation**


The RLDRAM 3 device must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operations or permanent damage to the device.

The following sequence is used for power-up:

- 1. Ensure that RESET# is below  $0.2 \times V_{DDQ}$  during power ramp to ensure the outputs remain disabled (High-Z) and ODT is off (R<sub>TT</sub> is also High-Z). DQs and QK signals will remain High-Z until MR0 command. TCK must remain stable during the power ramp, initialization, and non JTAG operation. All other inputs may be undefined during the power ramp.
- 2. Apply power ( $V_{EXT}$ ,  $V_{DD}$ ,  $V_{DDQ}$ ). Apply  $V_{DD}$  and  $V_{EXT}$  before, or at the same time as,  $V_{DDQ}$ .  $V_{DD}$  must not exceed  $V_{EXT}$  during power supply ramp. Micron strongly recommends that  $V_{DD}$  and  $V_{DDQ}$  be ramped up at the same time.  $V_{EXT}$ ,  $V_{DD}$ ,  $V_{DDQ}$  must all ramp to their respective minimum DC levels within 200ms.
- 3. After the power is stable, RESET# must remain LOW for at least 200µs prior to beginning the initialization process.
- 4. After 100 or more stable input clock cycles with NOP commands, bring RESET# HIGH.
- 5. After RESET# goes HIGH, a stable clock must be applied in conjunction with NOP commands and all address pins, including the bank address pins to be held LOW for 10,000 cycles.
- 6. Load desired settings into MR0.
- 7. <sup>t</sup>MRSC after loading the MR0 settings, load operating parameters in MR1, including DLL reset and long ZQ calibration.
- 8. After the DLL is reset and long ZQ calibration is enabled, the input clock must be stable for <sup>t</sup>ZQinit clock cycles while NOPs are issued.
- 9. Load desired settings into MR2. If using the RTR, follow the procedure outlined in the READ Training Function Back-to-Back Readout figure prior to entering normal operation.
- 10. The RLDRAM 3 is ready for normal operation.



#### Figure 41: Power-Up/Initialization Sequence



Notes: 1. QVLD output drive status during power-up and initialization:


- a. QVLD will remain at High-Z while RESET# is LOW.
- b. After RESET# goes HIGH, QVLD will transition LOW after approximately 20ns.
- c. QVLD will then continue to drive LOW with  $40\Omega$  or lower until MR0 is enabled. After MR0 has been enabled, the state of QVLD becomes unknown.




- d. QVLD will meet the output drive strength specifications when the ZQ calibration is complete.
- 2. After MR2 has been issued,  $R_{TT}$  is either High-Z or enabled to the ODT value selected in MR1.

# **WRITE Operation**


#### Figure 42: WRITE Burst








#### **Figure 43: Consecutive WRITE Bursts**



Note: 1. DI an (or bn or cn) = data-in for bank a (or b or c) and address n.




#### Figure 44: WRITE-to-READ





2. DO *bn* = data-out from bank *b* and address *n*.

#### Figure 45: WRITE - DM Operation



Note: 1. DI an = data-in for bank a and address n.






Figure 46: Consecutive Quad Bank WRITE Bursts













# **READ Operation**


#### Figure 48: Basic READ Burst







#### Figure 49: Consecutive READ Bursts (BL = 2)



Note: 1. DO an (or bn, cn) = data-out from bank a (or bank b, c) and address n.





Figure 50: Consecutive READ Bursts (BL = 4)






#### Figure 51: READ-to-WRITE (BL = 2)



Notes: 1. DO an = data-out from bank a and address n. 2. DI bn = data-in for bank b and address n.



#### Figure 52: Read Data Valid Window


Notes: 1. DO *n* = data-out from bank *a* and address *n*.

- 2. Represents DQs associated with a specific QK, QK# pair.
- 3. Output timings are referenced to  $V_{DDQ}/2$  and DLL on and locked.
- 4. <sup>t</sup>QKQx defines the skew between the QK0, QK0# pair to its respective DQs. <sup>t</sup>QKQx does not define the skew between QK and CK.
- 5. Early data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late) within a burst.




# **AUTO REFRESH Operation**

#### Figure 53: Bank Address-Controlled AUTO REFRESH Cycle




- Notes: 1. AREFx (or AREFy)= AUTO REFRESH command to bank x (or bank y).
  - 2. ACx = any command to bank x; ACy = any command to bank y.
  - 3. BAx = bank address to bank x; BAy = bank address to bank y.

#### Figure 54: Multibank AUTO REFRESH Cycle






#### Figure 55: READ Burst with ODT



Note: 1. DO an = data out from bank a and address n.



#### Figure 56: READ-NOP-READ with ODT




Note: 1. DO an (or bn) = data-out from bank a (or bank b) and address n.



# **RESET Operation**

The RESET signal (RESET#) is an asynchronous signal that triggers any time it drops LOW. There are no restrictions for when it can go LOW. After RESET# goes LOW, it must remain LOW for 100ns. During this time, the outputs are disabled, ODT ( $R_{TT}$ ) turns off (High-Z), and the DRAM resets itself. Prior to RESET# going HIGH, at least 100 stable CK cycles with NOP commands must be given to the RLDRAM. After RESET# goes HIGH, the DRAM must be reinitialized as though a normal power-up was executed. All refresh counters on the DRAM are reset, and data stored in the DRAM is assumed unknown after RESET# has gone LOW.

#### Figure 57: RESET Sequence





# **Clock Stop**

If the clock is stopped or suspended after normal operation has begun, the RESET# pin must be asserted and the device reinitialized, before normal operation can continue. Refer to the RESET and INITIALIZATION Operation sections for more detail. All refresh counters on the DRAM are reset, and data stored in the DRAM is assumed unknown after RESET# has gone LOW.



# **Mirror Function**


The mirror function ball (MF) is a DC input used to create mirrored ballouts for simple dual-loaded clamshell mounting. If the MF ball is tied LOW, the address and command balls are in their true layout. If the MF ball is tied HIGH, the address and command balls are mirrored around the central y-axis (column 7). The following table shows the ball assignments when the MF ball is tied HIGH for a x18 device. Compare that table to Table 1 (page 13) to see how the address and command balls are mirrored on the x36 device.

	1	2	3	4	5	6	7	8	9	10	11	12	13
Α		V <sub>SS</sub>	V <sub>DD</sub>	NF	V <sub>DDQ</sub>	NF	V <sub>REF</sub>	DQ7	V <sub>DDQ</sub>	DQ8	V <sub>DD</sub>	V <sub>SS</sub>	RESET#
В	V <sub>EXT</sub>	V <sub>SS</sub>	NF	V <sub>SSQ</sub>	NF	V <sub>DDQ</sub>	DM0	V <sub>DDQ</sub>	DQ5	V <sub>SSQ</sub>	DQ6	V <sub>SS</sub>	V <sub>EXT</sub>
С	V <sub>DD</sub>	NF	V <sub>DDQ</sub>	NF	V <sub>SSQ</sub>	NF	DK0#	DQ2	V <sub>SSQ</sub>	DQ3	V <sub>DDQ</sub>	DQ4	V <sub>DD</sub>
D	A13	V <sub>SSQ</sub>	NF	V <sub>DDQ</sub>	NF	V <sub>SSQ</sub>	DK0	V <sub>SSQ</sub>	QK0	V <sub>DDQ</sub>	DQ0	V <sub>SSQ</sub>	A11
E	V <sub>SS</sub>	CS#	V <sub>SSQ</sub>	NF	$V_{DDQ}$	NF	MF	QK0#	$V_{DDQ}$	DQ1	V <sub>SSQ</sub>	A0	V <sub>SS</sub>
F	A9	A5	V <sub>DD</sub>	A4	A3	REF#	ZQ	WE#	A1	A2	V <sub>DD</sub>	NF	A7
G	V <sub>SS</sub>	A18	A8	V <sub>SS</sub>	BA0	V <sub>SS</sub>	CK#	V <sub>SS</sub>	BA1	V <sub>SS</sub>	A6	A15	V <sub>SS</sub>
н	A10	V <sub>DD</sub>	A12	A17	$V_{DD}$	BA2	СК	BA3	V <sub>DD</sub>	A16	A14	$V_{DD}$	A19
J	V <sub>DDQ</sub>	NF	V <sub>SSQ</sub>	NF	$V_{DDQ}$	NF	V <sub>SS</sub>	QK1#	$V_{DDQ}$	DQ9	V <sub>SSQ</sub>	QVLD	V <sub>DDQ</sub>
К	NF	V <sub>SSQ</sub>	NF	V <sub>DDQ</sub>	NF	V <sub>SSQ</sub>	DK1	V <sub>SSQ</sub>	QK1	V <sub>DDQ</sub>	DQ10	V <sub>SSQ</sub>	DQ11
L	V <sub>DD</sub>	NF	V <sub>DDQ</sub>	NF	V <sub>SSQ</sub>	NF	DK1#	DQ12	V <sub>SSQ</sub>	DQ13	V <sub>DDQ</sub>	DQ14	V <sub>DD</sub>
М	V <sub>EXT</sub>	V <sub>SS</sub>	NF	V <sub>SSQ</sub>	NF	V <sub>DDQ</sub>	DM1	V <sub>DDQ</sub>	DQ15	V <sub>SSQ</sub>	DQ16	V <sub>SS</sub>	V <sub>EXT</sub>
Ν	V <sub>SS</sub>	ТСК	V <sub>DD</sub>	TDO	$V_{DDQ}$	NF	V <sub>REF</sub>	DQ17	$V_{DDQ}$	TDI	V <sub>DD</sub>	TMS	V <sub>SS</sub>

#### Table 44: 32 Meg x 18 Ball Assignments with MF Ball Tied HIGH



# **Multiplexed Address Mode**




### Figure 58: Command Description in Multiplexed Address Mode

- Notes: 1. Addresses valid only during a multibank AUTO REFRESH command.
  - 2. Bank addresses valid only during a bank address-controlled AUTO REFRESH command.
  - 3. The minimum setup and hold times of the two address parts are defined as <sup>t</sup>IS and <sup>t</sup>IH.



#### 576Mb: x18, x36 RLDRAM 3 Multiplexed Address Mode



#### Figure 59: Power-Up/Initialization Sequence in Multiplexed Address Mode

- Notes: 1. Set address bit MR0[9] HIGH. This enables the device to enter multiplexed address mode when in non-multiplexed mode operation. Multiplexed address mode can also be entered at a later time by issuing an MRS command with MR0[9] HIGH. After address bit MR0[9] is set HIGH, <sup>t</sup>MRSC must be satisfied before the two-cycle multiplexed mode MRS command is issued.
  - 2. Address MR0[9] must be set HIGH. This and the following step set the desired MR0 setting after the RLDRAM device is in multiplexed address mode.
  - 3. MR1 (Ax), MR1 (Ay), MR2 (Ax), and MR2 (Ay) represent MR1 and MR2 settings in multiplexed address mode.
  - 4. The above sequence must be followed in order to power up the RLDRAM device in the multiplexed address mode.
  - 5. See QVLD output drive strength status during power up and initialization in non-multiplexed initialization operation section.
  - 6. After MR2 has been issued,  $R_{\rm TT}$  is either High-Z or enabled to the ODT value selected in MR1.




#### Figure 60: MR0 Definition for Multiplexed Address Mode

M3 Ba2 Ba1 Ba0       Mode Register (Mx)         1       0       Mode Register Definition         0       Mode Register 1 (MR1)         1       Disable         1       Node Register 2 (MR2)         1       Node Register 2 (MR2)         1       Node Register 2 (MR2)         1       Non-multiplexed         1       Multiplexed         1       0         0       1         0       1         1       0         0       1         1       0         0       1         1       0         0       1         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       1         1				A10	A9 A		A5 A4	4 A3			A0 Address Bus					
Image: Node Register Definition         M8         DLL Enable         M7 M6 M5 M4         Data Latency         Image: Reserved         M3 M2 M1 M0         Image: Reserved				A10		A9 A8										
Image: Node Register Definition         M8         DLL Enable         M7 M6 M5 M4         Data Latency         Image: Reserved         M3 M2 M1 M0         Image: Reserved				+ +	• •	+ +	+ +		-	-	ł					
M19 M18       Mode Register Definition       M8       DLL Enable         0       0       Mode Register 0 (MR0)       0       1       Reserved         0       1       Mode Register 0 (MR0)       0       1       Reserved         0       1       Mode Register 1 (MR1)       1       Disable       N       N       Reserved         1       0       Mode Register 2 (MR2)       M9       Address MUX       0       1       RL = 5; WL = 6       0       0       1       N       N       Address MUX         0       1       0       Reserved       0       1       1       RL = 10; WL = 10       0       0       1       3 <sup>2</sup> 0       1       0       0       1       RL = 10; WL = 10       0       1       1       5         1       0       0       1       1       1       1       1       1       0       1       1       1       0       1       1       1       1       0       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1				.10	/9/8	/7/6/	5/4			/		Mx)				
M19 M18       Mode Register Definition       N       M       DLL Enable       Reserved         0       0       Mode Register 0 (MR0)       0       Enable       0       Reserved       0       0       1       Reserved       0       0       0       1       1       Reserved       0       0       0       1       1       1       1       1       0       0       1		0 <sup>1</sup> 0 <sup>1</sup> MRS Reserved AM DLL Data Latency <sup>t</sup> RC_MRS														
M19 M18       Mode Register Definition       M       DLL Enable       D       Reserved         0       0       Mode Register 0 (MR0)       0       Enable       0       Reserved       0       0       1       Reserved       0       0       0       1       1       Reserved       0       0       0       1       1       1       1       1       0       Reserved       0       0       1								_								
M19         M3         DLL Enable         0         0         0         M3         M2         M1         M0         ************************************							M7	M6	M5	M4	Data Latency (RL & WL)					
M19 M18         Mode Register Definition         0         Enable         0         Enable         0         Reserved         0         Reserved           0         1         Mode Register 0 (MR0)         1         Disable         1         Disable         0         1         Reserved         0         0         0         1         Reserved         0         0         0         1         32           1         0         Mode Register 2 (MR2)         M9         Address MUX         0         0         RL = 7; WL = 8         0         0         1         32           0         1         0         Non-multiplexed         1         Nultiplexed         0         1         1         RL = 10; WL = 11           1         0         0         1         1         RL = 12; WL = 13         0         1         1         0         1         1         1         0         1         1         0         1         1         0         1         1         0         1         1         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1		ł			Y		0	0	0	0	Reserved		Ļ			
0         0         Mode Register 0 (MR0)         0         Enable         1         Disable         0         0         1         RL = 5; WL = 6         0         0         0         0         0         0         0         1         Reserved           1         0         Mode Register 2 (MR2)         1         Disable         0         1         0         RL = 5; WL = 6         0         0         1         32           1         1         Reserved         0         1         0         RL = 5; WL = 6         0         0         1         32           0         1         0         Mode Register 2 (MR2)         Mode Register 2 (MR2) <td>M19</td> <td>M18</td> <td>Mode Register Definition</td> <td></td> <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>Reserved</td> <td>M</td> <td>13 N</td> <td>12 M1</td> <td>M0</td> <td>tRC_MRS</td>	M19	M18	Mode Register Definition				0	0	0	1	Reserved	M	13 N	12 M1	M0	tRC_MRS
0       1       Mode Register 1 (MR1)         1       0       Mode Register 2 (MR2)         1       1       Reserved         M9       Address MUX         0       1       0         0       1       0         M9       Address MUX         0       Non-multiplexed         1       Multiplexed         M9       Address MUX         0       Non-multiplexed         1       Multiplexed         M9       Address MUX         0       Non-multiplexed         1       Multiplexed         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       1         1       0			5				0	0	1	0	RL = 5 ; WL = 6	(	0 0 0 0	0	Reserved	
1       0       Mode Register 2 (MR2)         1       1       Reserved         M9       Address MUX         0       Non-multiplexed         1       Multiplexed         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1		-	-		1 Disable		0	0	1	1	RL = 6 ; WL = 7	(	) (	0 0	1	3 <sup>2</sup>
1       1       Reserved         1       1       Reserved         0       Non-multiplexed         1       Multiplexed         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       1         1       0         1       1         1       1         1       1         1       1         1       1         1       1         1       1			_	Ļ				1	0	0	RL = 7 ; WL = 8		0	4 <sup>2</sup>		
0         Non-multiplexed           1         Multiplexed           1         0           1         0           1         0           1         0           1         0           1         0           1         0           1         0           1         0           1         0           1         0           1         0           1         0           1         0           1         1           1         0           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1	-			1		1		0	1	RL = 8 ; WL = 9	) (		0 1	1	5	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		I	Reserved				0	0	1	1	0	RL = 9 ; WL = 10	0	) .	1 0	0
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$							0	1	1	1	RL = 10 ; WL = 11	(	) '	1 0	1	7
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				1	Multi	tiplexed	1	0	0	0	RL = 11 ; WL = 12	(	) .	1 1	0	8
1       0       1       1       RL = 15, WL = 14       1       0       0       1       Reserved         1       1       0       0       RL = 14; WL = 15       1       0       0       1       Reserved         1       1       0       1       RL = 15; WL = 16       1       0       1       Reserved         1       1       0       1       RL = 16; WL = 17       1       0       Reserved         1       1       1       0       Reserved       1       1       0       Reserved         1       1       1       1       Reserved       1       1       0       Reserved         1       1       1       1       Reserved       1       1       0       Reserved							1	0	0	1	RL = 12 ; WL = 13	(	) .	1 1	1	9
1       1       0       0       RL = 15; WL = 16       1       0       1       0       Reserved         1       1       0       1       RL = 16; WL = 17       1       0       Reserved         1       1       1       0       Reserved       1       1       0       Reserved         1       1       1       1       Reserved       1       1       0       Reserved         1       1       1       1       Reserved       1       1       0       Reserved							1	0	1	0	RL = 13 ; WL = 14	1	(	0 0	0	10
1       1       0       1       RL = 16; WL = 17       1       0       1       1       Reserved         1       1       1       0       Reserved       1       1       0       Reserved         1       1       1       1       Reserved       1       1       0       Reserved							1	0	1	1	RL = 14 ; WL = 15	1	1 (	0 0	1	Reserved
1         1         0         Reserved         1         1         0         Reserved           1         1         1         1         Reserved         1         1         0         0         Reserved							1	1	0	0	RL = 15 ; WL = 16	1	1 (	) 1	0	Reserved
1         1         1         Reserved         1         1         0         1         Reserved							1	1	0	1	RL = 16 ; WL = 17	1	1 (	) 1	1	Reserved
							1	1	1	0	Reserved	1	· ۱	1 0	0	Reserved
							1	1	1	1	Reserved	1	· ۱	1 0	1	Reserved
1 1 1 0 Reserved												1	I '	1 1	0	Reserved
1 1 1 1 Reserved												1	· ۱	1 1	1	Reserved

- Notes: 1. BA2, BA3, and all address balls corresponding to reserved bits must be held LOW during the MRS command.
  - 2. BL8 not allowed.




#### Figure 61: MR1 Definition for Multiplexed Address Mode



- Notes: 1. BA2, BA3, and all address balls corresponding to reserved bits must be held LOW during the MRS command.
  - 2. BL8 not available in x36.



#### Figure 62: MR2 Definition for Multiplexed Address Mode



Note: 1. BA2, BA3, and all address balls corresponding to reserved bits must be held LOW during the MRS command.

Data	Burst Address												
Width	Length	Ball	<b>A</b> 0	<b>A</b> 3	A4	A5	<b>A</b> 8	A9	A10	A13	A14	A17	A18
x36	2	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	Х	A1	A2	Х	A6	A7	Х	A11	A12	A16	A15
	4	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	Х
		Ay	Х	A1	A2	Х	A6	A7	Х	A11	A12	A16	A15
x18	2	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	Х	A1	A2	Х	A6	A7	A19	A11	A12	A16	A15
	4	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	Х	A1	A2	Х	A6	A7	Х	A11	A12	A16	A15
	8	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	Х
		Ay	Х	A1	A2	Х	A6	A7	Х	A11	A12	A16	A15

Note: 1. X = "Don't Care"




## **Data Latency in Multiplexed Address Mode**

When in multiplexed address mode, data latency (READ and WRITE) begins when the Ay part of the address is issued with any READ or WRITE command. <sup>t</sup>RC is measured from the clock edge in which the command and Ax part of the address is issued in both multiplexed and non-multiplexed address mode.

### **REFRESH Command in Multiplexed Address Mode**

Similar to other commands when in multiplexed address mode, both modes of AREF (single and multibank) are executed on the rising clock edge, following the one on which the command is issued. However, when in bank address-controlled AREF, as only the bank address is required, the next command can be applied on the following clock. When using multibank AREF, the bank addresses are mapped across Ax and Ay so a subsequent command cannot be issued until two clock cycles later.


#### Figure 63: Bank Address-Controlled AUTO REFRESH Operation with Multiplexed Addressing



Don't Care

Note: 1. Any command subject to <sup>t</sup>RC specification.


#### Figure 64: Multibank AUTO REFRESH Operation with Multiplexed Addressing




Notes: 1. Usage of multibank AREF subject to <sup>t</sup>SAW and <sup>t</sup>MMD specifications.

2. Any command subject to <sup>t</sup>RC specification.






#### Figure 65: Consecutive WRITE Bursts with Multiplexed Addressing






#### Figure 66: WRITE-to-READ with Multiplexed Addressing



Note: 1. DI a = data-in for bank a; DI b = data-in for bank b.

Figure 67: Consecutive READ Bursts with Multiplexed Addressing




Note: 1. DO *a* = data-out for bank *a*.



# 576Mb: x18, x36 RLDRAM 3 Multiplexed Address Mode

# Figure 68: READ-to-WRITE with Multiplexed Addressing



Note: 1. DO a = data-out for bank a; DI b = data-in for bank b.



# IEEE 1149.1 Serial Boundary Scan (JTAG)

The RLDRAM 3 device incorporates a serial boundary-scan test access port (TAP) for the purpose of testing the connectivity of the device after it has been mounted on a printed circuit board (PCB). As the complexity of PCB high-density surface mounting techniques increases, the boundary-scan architecture is a valuable resource for interconnectivity debug. This port operates in accordance with IEEE Standard 1149.1-2001 (JTAG) with the exception of the ZQ pin. To ensure proper boundary-scan testing of the ZQ pin, MR1[7] needs to be set to 0 until the JTAG testing of the pin is complete. Note that upon power up, the default state of the MRS bit M1[7] is low.

The JTAG test access port utilizes the TAP controller on the device, from which the instruction register, boundary-scan register, bypass register, and ID register can be selected. Each of these functions of the TAP controller is described in detail below.

# **Disabling the JTAG Feature**

It is possible to operate an RLDRAM 3 device without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DDQ}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state, which will not interfere with the operation of the device.

# **Test Access Port (TAP)**

# Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

# Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK.

All the states in Figure 69 (page 112) are entered through the serial input of the TMS ball. A 0 in the diagram represents a LOW on the TMS ball during the rising edge of TCK, while a 1 represents a HIGH on TMS.

# Test Data-In (TDI)

The TDI ball is used to serially input test instructions and data into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Figure 69 (page 112). TDI is connected to the most significant bit (MSB) of any register (see Figure 70 (page 112)).

# Test Data-Out (TDO)

The TDO output ball is used to serially clock test instructions and data out from the registers. The TDO output driver is only active during the Shift-IR and Shift-DR TAP controller states. In all other states, the TDO ball is in a High-Z state. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register (see Figure 70 (page 112)).



# **TAP Controller**

The TAP controller is a finite state machine that uses the state of the TMS ball at the rising edge of TCK to navigate through its various modes of operation (see Figure 69 (page 112)). Each state is described in detail below.

#### Test-Logic-Reset

The test-logic-reset controller state is entered when TMS is held HIGH for at least five consecutive rising edges of TCK. As long as TMS remains HIGH, the TAP controller will remain in the test-logic-reset state. The test logic is inactive during this state.

#### Run-Test/Idle

The run-test/idle is a controller state in between scan operations. This state can be maintained by holding TMS LOW. From there, either the data register scan, or subsequently, the instruction register scan, can be selected.

#### Select-DR-Scan

Select-DR-scan is a temporary controller state. All test data registers retain their previous state while here.

#### Capture-DR

The capture-DR state is where the data is parallel-loaded into the test data registers. If the boundary-scan register is the currently selected register, then the data currently on the balls is latched into the test data registers.

#### Shift-DR

Data is shifted serially through the data register while in this state. As new data is input through the TDI ball, data is shifted out of the TDO ball.

# Exit1-DR, Pause-DR, and Exit2-DR

The purpose of exit1-DR is used to provide a path to return back to the run-test/idle state (through the update-DR state). The pause-DR state is entered when the shifting of data through the test registers needs to be suspended. When shifting is to reconvene, the controller enters the exit2-DR state and then can re-enter the shift-DR state.

# **Update-DR**


When the EXTEST instruction is selected, there are latched parallel outputs of the boundary-scan shift register that only change state during the update-DR controller state.

# **Instruction Register States**


The instruction register states of the TAP controller are similar to the data register states. The desired instruction is serially shifted into the instruction register during the shift-IR state and is loaded during the update-IR state.



# Figure 69: TAP Controller State Diagram



# Figure 70: TAP Controller Functional Block Diagram



Note: 1. x = Die Rev. A = 121 for all configurations, Die Rev. B = 135 for all configurations.



# **Performing a TAP RESET**

A reset is performed by forcing TMS HIGH ( $V_{DDQ}$ ) for five rising edges of <sup>t</sup>CK. This RE-SET does not affect the operation of the device and may be performed while the device is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state. If JTAG inputs cannot be guaranteed to be stable during power-up it is recommended that TMS be held HIGH for at least 5 consecutive TCK cycles prior to boundary scan testing.

# **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the RLDRAM 3 device test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Eight-bit instructions can be serially loaded into the instruction register. This register is loaded during the update-IR state of the TAP controller. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the capture-IR state, the two LSBs are loaded with a binary 01 pattern to allow for fault isolation of the board-level serial test data path.

### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the device with minimal delay. The bypass register is set LOW (V<sub>SS</sub>) when the BYPASS instruction is executed.

### **Boundary-Scan Register**

The boundary-scan register is connected to all the input and bidirectional balls on the device. Several balls are also included in the scan register to reserved balls. Die Revision A has a 121-bit register. Die Revision B has a 135-bit register.

The boundary-scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the shift-DR state.

The order in which the bits are connected for Die Revision A are shown in Table 52 (page 118) and the order in which the bits are connected for Die Revision B are shown in Table 53 (page 120). Each bit corresponds to one of the balls on the RLDRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the RLDRAM 3 and can be shifted out when the TAP controller is in the shift-DR state. The ID register has a vendor code and other information described in Table 49 (page 117).



# **TAP Instruction Set**

#### Overview

There are 2<sup>8</sup> different instructions possible with the 8-bit instruction register. All combinations used are listed in Table 51 (page 118). These six instructions are described in detail below. The remaining instructions are reserved and should not be used.

The TAP controller used in this RLDRAM 3 device is fully compliant to the IEEE 1149.1 convention.

Instructions are loaded into the TAP controller during the shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller needs to be moved into the update-IR state.

#### EXTEST

The EXTEST instruction enables circuitry external to the component package to be tested. Boundary-scan register cells at output balls are used to apply a test vector, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary-scan register using the PRE-LOAD instruction. Thus, during the update-IR state of EXTEST, the output driver is turned on, and the PRELOAD data is driven onto the output balls.

# IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### High-Z

The High-Z instruction causes the bypass register to be connected between the TDI and TDO. This places all RLDRAM outputs into a High-Z state.

#### CLAMP

When the CLAMP instruction is loaded into the instruction register, the data driven by the output balls are determined from the values held in the boundary-scan register.

#### SAMPLE/PRELOAD

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the capture-DR state, a snapshot can be taken of the states of the component's input and output signals without interfering with the normal operation of the assembled board. The snapshot is taken on the rising edge of TCK and is captured in the boundry-scan register. The data can then be viewed by shifting through the component's TDO output.

The user must be aware that the TAP controller clock can only operate at a frequency up to 50 MHz, while the RLDRAM 3 clock operates significantly faster. Because there is a large difference between the clock frequencies, it is possible that during the capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is



no guarantee as to the value that will be captured. Repeatable results may not be possible.

To ensure that the boundary-scan register will capture the correct value of a signal, the RLDRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (<sup>t</sup>CS plus <sup>t</sup>CH). The RLDRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/ PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary-scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the shift-DR state. This places the boundary-scan register between the TDI and TDO balls.


#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a shift-DR state, the bypass register is placed between TDI and TDO. The advantage of the BYPASS instruction is that it shortens the boundary-scan path when multiple devices are connected together on a board.

#### **Reserved for Future Use**

The remaining instructions are not implemented but are reserved for future use. Do not use these instructions.


# Figure 71: JTAG Operation - Loading Instruction Code and Shifting Out Data





# 576Mb: x18, x36 RLDRAM 3 IEEE 1149.1 Serial Boundary Scan (JTAG)

# Figure 72: TAP Timing



# Table 46: TAP Input AC Logic Levels

 $0^{\circ}C \le T_{C} \le +95^{\circ}C$ ;  $+1.28V \le V_{DD} \le +1.42V$ , unless otherwise noted

Description	Symbol	Min	Мах	Units
Input HIGH (logic 1) voltage	V <sub>IH</sub>	V <sub>REF</sub> + 0.225	-	V
Input LOW (logic 0) voltage	VIL	-	V <sub>REF</sub> - 0.225	V

Note: 1. All voltages referenced to V<sub>SS</sub> (GND).

# **Table 47: TAP AC Electrical Characteristics**

 $0^{\circ}{\rm C} \leq {\rm T}_{\rm C} \leq +95^{\circ}{\rm C}; \, +1.28{\rm V} \leq {\rm V}_{\rm DD} \leq +1.42{\rm V}$ 

Description	Symbol	Min	Мах	Units
Clock				
Clock cycle time	<sup>t</sup> THTH	20		ns
Clock frequency	fTF		50	MHz
Clock HIGH time	<sup>t</sup> THTL	10		ns
Clock LOW time	ttlth	10		ns
TDI/TDO times			•	
TCK LOW to TDO unknown	<sup>t</sup> TLOX	0		ns
TCK LOW to TDO valid	tTLOV		10	ns
TDI valid to TCK HIGH	<sup>t</sup> DVTH	5		ns
TCK HIGH to TDI invalid	<sup>t</sup> THDX	5		ns
Setup times				
TMS setup	tMVTH	5		ns



# Table 47: TAP AC Electrical Characteristics (Continued)

$0^{\circ}C < T_{c}$	< +95°C·	+1.28V ≤	$V_{PP} \leq$	<b>⊥</b> 1 <i>4</i> 2\/
$0 C \ge 1_C$	2 + 33 C,	+1.20V -	× dd ≥	+1.42V

Description	Symbol	Min	Мах	Units		
Capture setup	<sup>t</sup> CS	5		ns		
Hold times						
TMS hold	<sup>t</sup> THMX	5		ns		
Capture hold	<sup>t</sup> CH	5		ns		

Note: 1. <sup>t</sup>CS and <sup>t</sup>CH refer to the setup and hold time requirements of latching data from the boundary-scan register.

#### Table 48: TAP DC Electrical Characteristics and Operating Conditions

 $0^{\circ}C \le T_{C} \le +95^{\circ}C$ ;  $+1.28V \le V_{DD} \le +1.42V$ , unless otherwise noted

Description	Condition	Symbol	Min	Мах	Units	Notes
Input HIGH (logic 1) volt-		V <sub>IH</sub>	V <sub>REF</sub> + 0.15	V <sub>DDQ</sub>	V	1, 2
age						
Input LOW (logic 0) voltage		V <sub>IL</sub>	V <sub>SSQ</sub>	V <sub>REF</sub> - 0.15	V	1, 2
Input leakage current	$0V \le V_{IN} \le V_{DD}$	ILI	-5.0	5.0	μA	
Output leakage current	Output disabled, 0V ≤	I <sub>LO</sub>	-5.0	5.0	μA	
	V <sub>IN</sub> ≤ V <sub>DDQ</sub>					
Output low voltage	I <sub>OLC</sub> = 100μA	V <sub>OL1</sub>		0.2	V	1
Output low voltage	I <sub>OLT</sub> = 2mA	V <sub>OL2</sub>		0.4	V	1
Output high voltage	I <sub>OHC</sub>   = 100μA	V <sub>OH1</sub>	V <sub>DDQ</sub> - 0.2		V	1
OUTPUT HIGH VOLTAGE	I <sub>OHT</sub>   = 2mA	V <sub>OH2</sub>	V <sub>DDQ</sub> - 0.4		V	1

Notes: 1. All voltages referenced to V<sub>SS</sub> (GND).

2. See AC Overshoot/Undershoot Specifications section for overshoot and undershoot limits.

### **Table 49: Identification Register Definitions**

Instruction Field	All Devices	Description
Revision number (31:28)	abcd	ab = 00 for Die Revision A, 01 for Die Revision B
		cd = 00 for x18, 01 for x36
Device ID (27:12)	00jkidef10100111	def = 000 for 576Mb, 001 for 1Gb Double Die Package, 010 for 1Gb Monolithic
		i = 0 for common I/O
		jk = 10 for RLDRAM 3
Micron JEDEC ID code (11:1)	00000101100	Enables unique identification of RLDRAM vendor
ID register presence indicator (0)	1	Indicates the presence of an ID register



# Table 50: Scan Register Sizes

Register Name	Bit Size
Instruction	8
Bypass	1
ID	32
Boundary scan (Die Revision A)	121
Boundary scan (Die Revision B)	135

# Table 51: Instruction Codes

Instruction	Code	Description
Extest	0000 0000	Captures I/O ring contents; Places the boundary-scan register between TDI and TDO; This operation does not affect RLDRAM 3 operations.
ID code	0010 0001	Loads the ID register with the vendor ID code and places the register between TDI and TDO; This operation does not affect RLDRAM 3 operations.
Sample/preload	0000 0101	Captures I/O ring contents; Places the boundary-scan register between TDI and TDO.
Clamp	0000 0111	Selects the bypass register to be connected between TDI and TDO; Data driven by output balls are determined from values held in the boundary-scan register.
High-Z	0000 0011	Selects the bypass register to be connected between TDI and TDO; All outputs are forced into High-Z.
Bypass	1111 1111	Places the bypass register between TDI and TDO; This operation does not affect RLDRAM operations.

# Table 52: Boundary Scan (Exit), Die Rev. A

Bit#	Ball	Bit#	Ball	Bit#	Ball
1	N8	42	L7	83	M3
2	N8	43	K7	84	M3
3	M11	44	H1	85	M5
4	M11	45	H4	86	M5
5	M9	46	G2	87	L2
6	M9	47	G3	88	L2
7	L12	48	F1	89	L4
8	L12	49	F5	90	L4
9	L10	50	F4	91	L6
10	L10	51	F2	92	L6
11	L8	52	D1	93	K1
12	L8	53	F7	94	K1
13	K13	54	D7	95	К3
14	K13	55	C7	96	К3
15	K11	56	A13	97	J4



# 576Mb: x18, x36 RLDRAM 3 IEEE 1149.1 Serial Boundary Scan (JTAG)

# Table 52: Boundary Scan (Exit), Die Rev. A (Continued)

Bit#	Ball	Bit#	Ball	Bit#	Ball
16	K11	57	B7	98	J4
17	J10	58	E7	99	J6
18	J10	59	D13	100	К5
19	J8	60	F12	101	J2
20	К9	61	F10	102	A4
21	J12	62	F9	103	A4
22	A10	63	E2	104	A6
23	A10	64	E12	105	A6
24	A8	65	F6	106	B3
25	A8	66	F8	107	B3
26	B11	67	G7	108	B5
27	B11	68	H7	109	B5
28	B9	69	G5	110	C2
29	B9	70	G9	111	C2
30	C12	71	H6	112	C4
31	C12	72	H8	113	C4
32	C10	73	F13	114	C6
33	C10	74	G11	115	C6
34	C8	75	G12	116	E4
35	C8	76	H10	117	E4
36	E10	77	H3	118	D3
37	E10	78	H11	119	D3
38	D11	79	H13	120	E6
39	D11	80	M7	121	D5
40	E8	81	N6	_	_
41	D9	82	N6	-	-



# 576Mb: x18, x36 RLDRAM 3 IEEE 1149.1 Serial Boundary Scan (JTAG)

# Table 53: Boundary Scan (Exit), Die Rev. B

Bit#	Ball	Bit#	Ball	Bit#	Ball
1	N8	46	D9	91	N6
2	N8	47	L7	92	M3
3	M11	48	K7	93	M3
4	M11	49	H1	94	M5
5	M9	50	H3	95	M5
6	M9	51	H4	96	L2
7	L12	52	G2	97	L2
8	L12	53	G3	98	L4
9	L10	54	F1	99	L4
10	L10	55	H6	100	L6
11	L8	56	G5	101	L6
12	L8	57	G4	102	K1
13	K13	58	G1	103	K1
14	K13	59	F6	104	К3
15	K11	60	E2	105	К3
16	K11	61	F5	106	J4
17	J10	62	F4	107	J4
18	J10	63	F2	108	Je
19	J8	64	D1	109	Je
20	J8	65	F7	110	К5
21	К9	66	D7	111	К5
22	К9	67	C7	112	J2
23	J12	68	A13	113	J2
24	J12	69	В7	114	A4
25	A10	70	E7	115	A4
26	A10	71	D13	116	A6
27	A8	72	F12	117	A6
28	A8	73	F10	118	В3
29	B11	74	F9	119	В3
30	B11	75	E12	120	B5
31	B9	76	G13	121	B5
32	B9	77	G10	122	C2
33	C12	78	F8	123	C2
34	C12	79	G7	124	C4
35	C10	80	H7	125	C4
36	C10	81	G9	126	C6
37	C8	82	H8	127	C6
38	C8	83	F13	128	E4



### Table 53: Boundary Scan (Exit), Die Rev. B (Continued)

Bit#	Ball	Bit#	Ball	Bit#	Ball
39	E10	84	G11	129	E4
40	E10	85	G12	130	D3
41	D11	86	H10	131	D3
42	D11	87	H11	132	E6
43	E8	88	H13	133	E6
44	E8	89	M7	134	D5
45	D9	90	N6	135	D5

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.

Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by Micron manufacturer:

Other Similar products are found below :

CT51264BF160B M366S0924FTS-C7A00 AS4C16M32MD1-5BCN HM514100AZ-80 K4S560432C-TC75 K4S641632H-UC60 AS4C16M32MD1-5BIN AS4C64M8D1-5TCN ATCA-7360-MEM-4G MN41C4256A-07 IS43LR16800G-6BLI MT48LC8M16A2F4-6A IT:L DEMT46H128M16LFCK6ITA W972GG6KB-25 TR W97AH2KBVX2I S27KL0641DABHB020 AS4C64M16D1A-6TCN AS4C256M8D2-25BIN AS4C64M8D1-5BCN MT52L256M32D1PF-107 WT:B TR AS4C128M16MD2-25BCN AS4C8M16D1-5BCN AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN AS4C128M32MD2-18BCN AS4C32M32MD2-25BCN IS43LR16800G-6BL MT52L512M32D2PF-107 WT:B TR W971GG6SB-18 AS4C64M16D3B-12BINTR MT44K16M36RB-125E:A TR MT44K16M36RB-107E:A TR AS4C128M8D2A-25BIN AS4C128M8D2A-25BCN AS4C32M16SB-7TINTR MT40A256M16LY-062E:F NT5AD256M16D4-HR AS4C256M16D3C-93BCN AS4C128M16D3LC-12BIN AS4C128M16D3LC-12BCN AS4C64M32MD1A-5BIN AS4C128M16D3LC-12BINTR MT40A512M8SA-062E:F TR IS45S32800J-7TLA2 AS4C256M16D3LC-12BCN IS66WVH32M8DALL-166B1LI AS4C16M16SB-6TIN AS4C16M16SB-7TCN K4B2G1646F-BCNB AS4C16M16SB-6BIN