

DDR2 SDRAM SODIMM


MT4HTF3264HZ - 256MB MT4HTF6464HZ - 512MB MT4HTF12864HZ - 1GB

Features

- 200-pin, small-outline dual in-line memory module (SODIMM)
- Fast data transfer rates: PC2-3200, PC2-4200, PC2-5300, or PC2-6400
- 256MB (32 Meg x 64), 512MB (64 Meg x 64), 1GB (128 Meg x 64)
- $V_{DD} = V_{DDO} = 1.8V$
- $V_{DDSPD} = 1.7-3.6V$
- JEDEC-standard 1.8V I/O (SSTL_18-compatible)
- Differential data strobe (DQS, DQS#) option
- 4*n*-bit prefetch architecture
- Multiple internal device banks for concurrent operation
- Programmable CAS latency (CL)
- Posted CAS additive latency (AL)
- WRITE latency = READ latency 1 ^tCK
- Programmable burst lengths (BL): 4 or 8
- · Adjustable data-output drive strength
- 64ms, 8192-cycle refresh
- On-die termination (ODT)
- Halogen-free
- Serial presence detect (SPD) with EEPROM
- Gold edge contacts
- Single rank

Figure 1: 200-Pin SODIMM (MO-224 R/C C)

Module height: 30mm (1.181in)



Options Marking

Operating temperature

- Commercial (0°C $\leq 1_A \leq +70$ °C)	None
- Industrial (-40 °C ≤ T_A ≤ $+85$ °C) ¹	I
Package	
 200-pin DIMM (halogen-free) 	Z

• Frequency/CL²

_	2.5ns @ CL = 5 (DDR2-800)	-80E
_	2.5ns @ CL = 6 (DDR2-800)	-800
_	3.0 ns @ CL = 5 (DDR2-667)	-667

Notes: 1. Contact Micron for industrial temperature module offerings.

2. CL = CAS (READ) latency.

Table 1: Key Timing Parameters

Speed	Industry		Data Ra	te (MT/s)		^t RCD	^t RP	^t RC
Grade	Nomenclature	CL = 6	CL = 5	CL = 4	CL = 3	(ns)	(ns)	(ns)
-80E	PC2-6400	800	800	533	400	12.5	12.5	55
-800	PC2-6400	800	667	533	400	15	15	55
-667	PC2-5300	-	667	553	400	15	15	55
-53E	PC2-4200	-	-	553	400	15	15	55
-40E	PC2-3200	_	_	400	400	15	15	55



Table 2: Addressing

Parameter	256MB	512MB	1GB
Refresh count	8K	8K	8K
Row address	8K A[12:0]	8K A[12:0]	16K A[13:0]
Device bank address	4 BA[1:0]	8 BA[2:0]	8 BA[2:0]
Device configuration	512Mb (32 Meg x 16)	1Gb (64 Meg x 16)	2Gb (128 Meg x16)
Column address	1K A[9:0]	1K A[9:0]	1K A[9:0]
Module rank address	1 SO#	1 S0#	1 S0#

Table 3: Part Numbers and Timing Parameters - 256MB

Base device: MT47H32M16,¹ 512Mb DDR2 SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT4HTF3264H(I)Z-80E	256MB	32 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT4HTF3264H(I)Z-800	256MB	32 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT4HTF3264H(I)Z-667	256MB	32 Meg x 64	5.3 GB/s	3.0ns/667 MT/s	5-5-5

Table 4: Part Numbers and Timing Parameters - 512MB

Base device: MT47H64M16,1 1Gb DDR2 SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT4HTF6464H(I)Z-80E	512MB	64 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT4HTF6464H(I)Z-800	512MB	64 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT4HTF6464H(I)Z-667	512MB	64 Meg x 64	5.3 GB/s	3.0ns/667 MT/s	5-5-5

Table 5: Part Numbers and Timing Parameters - 1GB Modules

Base device: MT47H128M16, 1 2Gb DDR2 SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT4HTF12864H(I)Z-80E	1GB	128 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT4HTF12864H(I)Z-800	1GB	128 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT4HTF12864H(I)Z-667	1GB	128 Meg x 64	5.3 GB/s	3.0ns/667 MT/s	5-5-5

Notes: 1. The data sheet for the base device can be found on Micron's Web site.

2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT4HTF6464HZ-667<u>M1</u>.

256MB, 512MB, 1GB (x64, SR) 200-Pin DDR2 SODIMM Pin Assignments

Pin Assignments

Table 6: Pin Assignments

	200-Pin DDR2 SODIMM Front								200	Pin DDR2	SODI	MM Back			
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{REF}	51	DQS2	101	A1	151	DQ42	2	V _{SS}	52	DM2	102	A0	152	DQ46
3	V _{SS}	53	V _{SS}	103	V _{DD}	153	DQ43	4	DQ4	54	V _{SS}	104	V _{DD}	154	DQ47
5	DQ0	55	DQ18	105	A10	155	V_{SS}	6	DQ5	56	DQ22	106	BA1	156	V_{SS}
7	DQ1	57	DQ19	107	BA0	157	DQ48	8	V_{SS}	58	DQ23	108	RAS#	158	DQ52
9	V _{SS}	59	V _{SS}	109	WE#	159	DQ49	10	DM0	60	V_{SS}	110	S0#	160	DQ53
11	DQS0#	61	DQ24	111	V_{DD}	161	V_{SS}	12	V _{SS}	62	DQ28	112	V_{DD}	162	V_{SS}
13	DQS0	63	DQ25	113	CAS#	163	NC	14	DQ6	64	DQ29	114	ODT0	164	CK1
15	V _{SS}	65	V _{SS}	115	NC	165	V_{SS}	16	DQ7	66	V _{SS}	116	NC/A13 ²	166	CK1#
17	DQ2	67	DM3	117	V_{DD}	167	DQS6#	18	V_{SS}	68	DQS3#	118	V_{DD}	168	V_{SS}
19	DQ3	69	NC	119	NC	169	DQS6	20	DQ12	70	DQS3	120	NC	170	DM6
21	V _{SS}	71	V _{SS}	121	V _{SS}	171	V _{SS}	22	DQ13	72	V _{SS}	122	V _{SS}	172	V _{SS}
23	DQ8	73	DQ26	123	DQ32	173	DQ50	24	V_{SS}	74	DQ30	124	DQ36	174	DQ54
25	DQ9	75	DQ27	125	DQ33	175	DQ51	26	DM1	76	DQ31	126	DQ37	176	DQ55
27	V _{SS}	77	V _{SS}	127	V _{SS}	177	V_{SS}	28	V_{SS}	78	V_{SS}	128	V _{SS}	178	V_{SS}
29	DQS1#	79	CKE0	129	DQS4#	179	DQ56	30	CK0	80	NC	130	DM4	180	DQ60
31	DQS1	81	V _{DD}	131	DQS4	181	DQ57	32	CK0#	82	V_{DD}	132	V _{SS}	182	DQ61
33	V _{SS}	83	NC	133	V _{SS}	183	V _{SS}	34	V _{SS}	84	NC	134	DQ38	184	V _{SS}
35	DQ10	85	NC/BA2 ¹	135	DQ34	185	DM7	36	DQ14	86	NC	136	DQ39	186	DQS7#
37	DQ11	87	V _{DD}	137	DQ35	187	V _{SS}	38	DQ15	88	V_{DD}	138	V _{SS}	188	DQS7
39	V _{SS}	89	A12	139	V _{SS}	189	DQ58	40	V _{SS}	90	A11	140	DQ44	190	V _{SS}
41	V _{SS}	91	A9	141	DQ40	191	DQ59	42	V _{SS}	92	A7	142	DQ45	192	DQ62
43	DQ16	93	A8	143	DQ41	193	V _{SS}	44	DQ20	94	A6	144	V _{SS}	194	DQ63
45	DQ17	95	V _{DD}	145	V _{SS}	195	SDA	46	DQ21	96	V _{DD}	146	DQS5#	196	V _{SS}
47	V _{SS}	97	A5	147	DM5	197	SCL	48	V _{SS}	98	A4	148	DQS5	198	SA0
49	DQS2#	99	А3	149	V _{SS}	199	$V_{\rm DDSPD}$	50	NC	100	A2	150	V _{SS}	200	SA1

Notes: 1. Pin 85 is NC for 256MB, BA2 for 512MB and 1GB.

2. Pin 116 is NC for 256MB and 512MB, A13 for 1GB.

256MB, 512MB, 1GB (x64, SR) 200-Pin DDR2 SODIMM Pin Descriptions

Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for all DDR2 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

Table 7: Pin Descriptions

Symbol	Туре	Description		
Ax	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.		
BAx	Input	Bank address inputs: Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, and MR3) is loaded during the LOAD MODE command.		
CKx, CK#x	Input	Clock: Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.		
CKEx	Input	Clock enable: Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DDR2 SDRAM.		
DMx	Input	Data mask (x8 devices only): DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.		
ODTx	Input	On-die termination: Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR2 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT inpuwill be ignored if disabled via the LOAD MODE command.		
Par_In	Input	Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.		
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.		
RESET#	Input	Reset: Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be used during power-up to ensure that CKE is LOW and DQ are High-Z.		
S#x	Input	Chip select: Enables (registered LOW) and disables (registered HIGH) the command decoder.		
SAx	Input	Serial address inputs: Used to configure the SPD EEPROM address range on the I ² C bus.		
SCL	Input	Serial clock for SPD EEPROM: Used to synchronize communication to and from the SPD EEPROM on the I ² C bus.		
CBx	I/O	Check bits. Used for system error detection and correction.		
DQx	I/O	Data input/output: Bidirectional data bus.		
DQSx, DQS#x	I/O	Data strobe: Travels with the DQ and is used to capture DQ at the DRAM or the controller. Output with read data; input with write data for source synchronous operation. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.		



256MB, 512MB, 1GB (x64, SR) 200-Pin DDR2 SODIMM Pin Descriptions


Table 7: Pin Descriptions (Continued)

Symbol	Туре	Description
SDA	I/O	Serial data: Used to transfer addresses and data into and out of the SPD EEPROM on the I ² C bus.
RDQSx, RDQS#x	Output	Redundant data strobe (x8 devices only): RDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, RDQS becomes data mask (see DMx). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
Err_Out#	Output (open drain)	Parity error output: Parity error found on the command and address bus.
V_{DD}/V_{DDQ}	Supply	Power supply: 1.8V ± 0.1 V. The component V_{DD} and V_{DDQ} are connected to the module V_{DD} .
V_{DDSPD}	Supply	SPD EEPROM power supply: 1.7–3.6V.
V_{REF}	Supply	Reference voltage: V _{DD} /2.
V _{SS}	Supply	Ground.
NC	_	No connect: These pins are not connected on the module.
NF	_	No function: These pins are connected within the module, but provide no functionality.
NU	_	Not used: These pins are not used in specific module configurations/operations.
RFU	_	Reserved for future use.



Functional Block Diagram

Figure 2: Functional Block Diagram





256MB, 512MB, 1GB (x64, SR) 200-Pin DDR2 SODIMM General Description

General Description

DDR2 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 4 or 8-bank DDR2 SDRAM devices. DDR2 SDRAM modules use DDR architecture to achieve high-speed operation. DDR2 architecture is essentially a 4*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR2 SDRAM module effectively consists of a single 4*n*-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR2 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals. A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR2 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Serial Presence-Detect EEPROM Operation

DDR2 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I²C bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to V_{SS}, permanently disabling hardware write protection.

256MB, 512MB, 1GB (x64, SR) 200-Pin DDR2 SODIMM Electrical Specifications

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in the device data sheet are not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 8: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	
V _{DD} /V _{DDQ}	V_{DD}/V_{DDQ} supply voltage relative to V_{SS}		-0.5	2.3	V
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}		-0.5	2.3	V
lı	Input leakage current; Any input $0V \le V_{IN} \le V_{DD}$; V_{REF} input $0V \le V_{IN} \le 0.95V$; (All other	Address inputs, RAS#, CAS#, WE#, S#, CKE, ODT, BA	-20	20	μΑ
	pins not under test = 0V)	CK, CK#	-10	10	
		DM	-5	5	
l _{oz}	Output leakage current; $0V \le V_{OUT} \le V_{DDQ}$; DQ and ODT are disabled	DQ, DQS, DQS#	- 5	5	μΑ
I _{VREF}	V_{REF} leakage current; V_{REF} = valid V_{REF} level		-8	8	μΑ
T _A	Module ambient operating temperature	Commercial	0	+70	°C
		Industrial	-40	+85	°C
T _C ¹	DDR2 SDRAM component operating tem-	Commercial	0	+85	°C
	perature ²	Industrial	-40	+95	°C

Notes:

- 1. The refresh rate is required to double when T_C exceeds 85°C.
- 2. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.

256MB, 512MB, 1GB (x64, SR) 200-Pin DDR2 SODIMM DRAM Operating Conditions

DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR2 component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades.

Table 9: Module and Component Speed Grades

DDR2 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-1GA	-187E
-80E	-25E
-800	-25
-667	-3
-53E	-37E
-40E	-5E

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



I_{DD} Specifications

Table 10: DDR2 I_{DD} Specifications and Conditions – 256MB (Die Revision G)

Values shown for MT47H32M16 DDR2 SDRAM only and are computed from values specified in the 512Mb (32 Meg x 16) component data sheet

component data sneet			-80E/		
Parameter		Symbol	-800	-667	Units
Operating one bank active-precharge current: ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}RAS = {}^{t}RAS MIN (I_{DD}); CKE is HIGH, S# is HIGH between valid comminputs are switching; Data bus inputs are switching$		I _{DD0}	320	300	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0 \text{ m/s}$ (I_{DD}), $AL = 0$; ${}^{t}CK = {}^{t}CK$ (I_{DD}), ${}^{t}RC = {}^{t}RC$ (I_{DD}), ${}^{t}RAS = {}^{t}RAS$ MIN (I_{DD}), ${}^{t}I_{DD}$ (CKE is HIGH, S# is HIGH between valid commands; Address bus input Data pattern is same as I_{DD4W}	$RCD = {}^{t}RCD (I_{DD});$	I _{DD1}	380	360	mA
Precharge power-down current: All device banks idle; ^t CK = ^t CK (I _{DD}); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating		I _{DD2P}	28	28	mA
Precharge quiet standby current: All device banks idle; ^t CK = ^t Cl HIGH, S# is HIGH; Other control and address bus inputs are stable; I are floating		I _{DD2Q}	104	96	mA
Precharge standby current: All device banks idle; ^t CK = ^t CK (I _{DD}); CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD2N}	120	108	mA
Active power-down current: All device banks open; ${}^{t}CK = {}^{t}CK$ (I_{DD}); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I _{DD3P}	72	60	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		36	36	
Active standby current: All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD3N}	140	128	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4W}	640	540	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL (I_{DD})$, $AL = 0$; $^tCK = ^tCK (I_{DD})$, $^tRAS = ^tRAS MAX (I_{DD})$, $^tRP = ^tRP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4R}	600	500	mA
Burst refresh current: ^t CK = ^t CK (I _{DD}); REFRESH command at every val; CKE is HIGH, S# is HIGH between valid commands; Other control inputs are switching; Data bus inputs are switching		I _{DD5}	400	360	mA
Self refresh current: CK and CK# at 0V; CKE \leq 0.2V; Other control inputs are floating; Data bus inputs are floating	and address bus	I _{DD6}	28	28	mA
Operating bank interleave read current: All device banks interle 0mA; BL = 4, CL = CL (I_{DD}), AL = ${}^{t}RCD$ (I_{DD}) - 1 × ${}^{t}CK$ (I_{DD}); ${}^{t}CK$ = ${}^{t}CK$ (I_{DD}), ${}^{t}RRD$ = ${}^{t}RRD$ (I_{DD}), ${}^{t}RCD$ = ${}^{t}RCD$ (I_{DD}); CKE is HIGH, S# is HIGH b commands; Address bus inputs are stable during deselects; Data bu switching	((I _{DD}), ^t RC = ^t RC etween valid	I _{DD7}	860	800	mA

Table 11: DDR2 I_{DD} Specifications and Conditions – 256MB (Die Revision H)

Values shown for MT47H32M16 DDR2 SDRAM only and are computed from values specified in the 512Mb (32 Meg x 16) component data sheet

component data sneet			-80E/		
Parameter		Symbol	-806/	-667	Units
Operating one bank active-precharge current: ${}^tCK = {}^tCK (I_{DD}), {}^tRAS = {}^tRAS MIN (I_{DD}); CKE is HIGH, S# is HIGH between valid comminputs are switching; Data bus inputs are switching$		I _{DD0}	TBD	TBD	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL(I_{DD})$, $AL = 0$; ${}^tCK = {}^tCK (I_{DD})$, ${}^tRC = {}^tRC (I_{DD})$, ${}^tRAS = {}^tRAS MIN (I_{DD})$, ${}^tRCD = {}^tRCD (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I_{DD4W}		I _{DD1}	TBD	TBD	mA
Precharge power-down current: All device banks idle; ^t CK = ^t CK (I _{DD}); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating		I _{DD2P}	TBD	TBD	mA
Precharge quiet standby current: All device banks idle; ^t CK = ^t Ck HIGH, S# is HIGH; Other control and address bus inputs are stable; Dare floating		I _{DD2Q}	TBD	TBD	mA
Precharge standby current: All device banks idle; ^t CK = ^t CK (I _{DD}); HIGH; Other control and address bus inputs are switching; Data bus switching		I _{DD2N}	TBD	TBD	mA
tive power-down current: All device banks open; ${}^{t}CK = {}^{t}CK$ Fast PDN exit ${}^{t}D_{0}$; CKE is LOW; Other control and address bus inputs are stable; ${}^{t}MR[12] = 0$		I _{DD3P}	TBD	TBD	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		TBD	TBD	
Active standby current: All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD3N}	TBD	TBD	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4W}	TBD	TBD	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; BL = 4, CL = CL (I_{DD}), AL = 0; t CK = t CK (I_{DD}), t RAS = t RAS MAX (I_{DD}), t RP = t RP (I_{DD}); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4R}	TBD	TBD	mA
Burst refresh current: ${}^{t}CK = {}^{t}CK (I_{DD})$; REFRESH command at every ${}^{t}RFC (I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD5}	TBD	TBD	mA
Self refresh current: CK and CK# at 0V; CKE \leq 0.2V; Other control inputs are floating; Data bus inputs are floating	and address bus	I _{DD6}	TBD	TBD	mA
Operating bank interleave read current: All device banks interle = 0mA; BL = 4, CL = CL (I_{DD}), AL = ${}^{t}RCD (I_{DD}) - 1 \times {}^{t}CK (I_{DD})$; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RRD = {}^{t}RRD (I_{DD})$, ${}^{t}RCD = {}^{t}RCD (I_{DD})$; CKE is HIGH, S# is HIGH be commands; Address bus inputs are stable during deselects; Data bus switching	(I _{DD}), ^t RC = ^t RC etween valid	I _{DD7}	TBD	TBD	mA

Table 12: DDR2 I_{DD} Specifications and Conditions – 512MB (Die Revision E and G)

Values shown for MT47H64M16 DDR2 SDRAM only and are computed from values specified in the 1Gb (64 Meg x 16) component data sheet

ponent data sneet			-80E/		
Parameter		Symbol	-800	-667	Units
Operating one bank active-precharge current: $^tCK = ^tCK (I_{DD}), ^tI_{RAS} = ^tRAS MIN (I_{DD}); CKE is HIGH, S# is HIGH between valid comm inputs are switching; Data bus inputs are switching$		I _{DD0}	600	540	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL(I_{DD})$, $AL = 0$; ${}^tCK = {}^tCK (I_{DD})$, ${}^tRC = {}^tRC (I_{DD})$, ${}^tRAS = {}^tRAS MIN (I_{DD})$, ${}^tRCD = {}^tRCD (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I_{DD4W}		I _{DD1}	700	520	mA
Precharge power-down current: All device banks idle; ^t CK = ^t CK Other control and address bus inputs are stable; Data bus inputs are		I _{DD2P}	28	28	mA
Precharge quiet standby current: All device banks idle; ^t CK = ^t CK HIGH, S# is HIGH; Other control and address bus inputs are stable; Descriptions are floating		I _{DD2Q}	300	260	mA
Precharge standby current: All device banks idle; ${}^{t}CK = {}^{t}CK$ (I_{DD}); HIGH; Other control and address bus inputs are switching; Data bus switching		I _{DD2N}	320	280	mA
Active power-down current: All device banks open; ${}^{t}CK = {}^{t}CK$ (I_{DD}); CKE is LOW; Other control and address bus inputs are stable;			160	120	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		40	40	
Active standby current: All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD3N}	340	300	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4W}	1260	800	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; BL = 4, CL = CL (I_{DD}), AL = 0; t CK = t CK (I_{DD}), t RAS = t RAS MAX (I_{DD}), t RP = t RP (I_{DD}); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4R}	1280	880	mA
Burst refresh current: ${}^{t}CK = {}^{t}CK (I_{DD})$; REFRESH command at every val; CKE is HIGH, S# is HIGH between valid commands; Other control inputs are switching; Data bus inputs are switching		I _{DD5}	1200	1080	mA
Self refresh current: CK and CK# at 0V; CKE \leq 0.2V; Other control inputs are floating; Data bus inputs are floating	and address bus	I _{DD6}	28	28	mA
Operating bank interleave read current: All device banks interle = 0mA; BL = 4, CL = CL (I_{DD}), AL = ${}^{t}RCD$ (I_{DD}) - 1 × ${}^{t}CK$ (I_{DD}); ${}^{t}CK$ = ${}^{t}CK$ (I_{DD}), ${}^{t}RRD$ = ${}^{t}RRD$ (I_{DD}), ${}^{t}RCD$ = ${}^{t}RCD$ (I_{DD}); CKE is HIGH, S# is HIGH be commands; Address bus inputs are stable during deselects; Data bus switching	(I _{DD}), ^t RC = ^t RC etween valid	I _{DD7}	1760	1400	mA

Table 13: DDR2 I_{DD} Specifications and Conditions – 512MB (Die Revision H)

Values shown for MT47H64M16 DDR2 SDRAM only and are computed from values specified in the 1Gb (64 Meg x 16) component data sheet

ponent data sneet			-80E/		
Parameter		Symbol	-800	-667	Units
Operating one bank active-precharge current: ${}^tCK = {}^tCK (I_{DD}), {}^tR_{AS} = {}^tRAS MIN (I_{DD}); CKE is HIGH, S# is HIGH between valid comminputs are switching; Data bus inputs are switching$		I _{DD0}	320	300	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL(I_{DD})$, $AL = 0$; ${}^tCK = {}^tCK (I_{DD})$, ${}^tRC = {}^tRC (I_{DD})$, ${}^tRAS = {}^tRAS MIN (I_{DD})$, ${}^tRCD = {}^tRCD (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I_{DD4W}		I _{DD1}	380	360	mA
Precharge power-down current: All device banks idle; ^t CK = ^t CK Other control and address bus inputs are stable; Data bus inputs are		I _{DD2P}	28	28	mA
Precharge quiet standby current: All device banks idle; ^t CK = ^t Ck HIGH, S# is HIGH; Other control and address bus inputs are stable; Dare floating		I _{DD2Q}	104	104	mA
Precharge standby current: All device banks idle; ^t CK = ^t CK (I _{DD}); HIGH; Other control and address bus inputs are switching; Data bus switching	The state of the s	I _{DD2N}	120	104	mA
Active power-down current: All device banks open; ${}^{t}CK = {}^{t}CK$ (I_{DD}); CKE is LOW; Other control and address bus inputs are stable;			80	60	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		40	40	
Active standby current: All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD3N}	140	128	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4W}	640	540	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL (I_{DD})$, $AL = 0$; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4R}	600	500	mA
Burst refresh current: ${}^{t}CK = {}^{t}CK (I_{DD});$ REFRESH command at every ${}^{t}RFC (I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD5}	600	580	mA
Self refresh current: CK and CK# at 0V; CKE ≤ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating		I _{DD6}	28	28	mA
Operating bank interleave read current: All device banks interle = 0mA; BL = 4, CL = CL (I_{DD}), AL = ${}^{t}RCD$ (I_{DD}) - 1 × ${}^{t}CK$ (I_{DD}); ${}^{t}CK$ = ${}^{t}CK$ (I_{DD}), ${}^{t}RRD$ = ${}^{t}RRD$ (I_{DD}), ${}^{t}RCD$ = ${}^{t}RCD$ (I_{DD}); CKE is HIGH, S# is HIGH be commands; Address bus inputs are stable during deselects; Data bus switching	(I _{DD}), ^t RC = ^t RC etween valid	I _{DD7}	1040	920	mA

Table 14: DDR2 I_{DD} Specifications and Conditions – 512MB (Die Revision M)

Values shown for MT47H64M16 DDR2 SDRAM only and are computed from values specified in the 1Gb (64 Meg x 16) component data sheet

ponent data sneet			-80E/		
Parameter		Symbol	-800	-667	Units
Operating one bank active-precharge current: ${}^tCK = {}^tCK (I_{DD}), {}^tI_{RAS} = {}^tRAS MIN (I_{DD}); CKE is HIGH, S# is HIGH between valid comm inputs are switching; Data bus inputs are switching$		I _{DD0}	320	300	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL(I_{DD})$, $AL = 0$; ${}^tCK = {}^tCK(I_{DD})$, ${}^tRC = {}^tRC(I_{DD})$, ${}^tRAS = {}^tRAS$ MIN (I_{DD}) , ${}^tRCD = {}^tRCD(I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I_{DD4W}		I _{DD1}	380	360	mA
Precharge power-down current: All device banks idle; ^t CK = ^t CK Other control and address bus inputs are stable; Data bus inputs are		I _{DD2P}	40	40	mA
Precharge quiet standby current: All device banks idle; ^t CK = ^t CK HIGH, S# is HIGH; Other control and address bus inputs are stable; Descriptions are floating		I _{DD2Q}	104	104	mA
Precharge standby current: All device banks idle; ^t CK = ^t CK (I _{DD}); HIGH; Other control and address bus inputs are switching; Data bus switching		I _{DD2N}	120	104	mA
Active power-down current: All device banks open; ${}^{t}CK = {}^{t}CK$ (I_{DD}); CKE is LOW; Other control and address bus inputs are stable;			120	112	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		80	80	
Active standby current: All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD3N}	152	144	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4W}	640	540	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; BL = 4, CL = CL (I_{DD}), AL = 0; t CK = t CK (I_{DD}), t RAS = t RAS MAX (I_{DD}), t RP = t RP (I_{DD}); CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4R}	600	500	mA
Burst refresh current: ${}^{t}CK = {}^{t}CK (I_{DD})$; REFRESH command at every val; CKE is HIGH, S# is HIGH between valid commands; Other control inputs are switching; Data bus inputs are switching		I _{DD5}	640	620	mA
Self refresh current: CK and CK# at 0V; CKE \leq 0.2V; Other control inputs are floating; Data bus inputs are floating	and address bus	I _{DD6}	28	28	mA
Operating bank interleave read current: All device banks interle = 0mA; BL = 4, CL = CL (I_{DD}), AL = ${}^{t}RCD$ (I_{DD}) - 1 × ${}^{t}CK$ (I_{DD}); ${}^{t}CK$ = ${}^{t}CK$ (I_{DD}), ${}^{t}RRD$ = ${}^{t}RRD$ (I_{DD}), ${}^{t}RCD$ = ${}^{t}RCD$ (I_{DD}); CKE is HIGH, S# is HIGH be commands; Address bus inputs are stable during deselects; Data bus switching	(I _{DD}), ^t RC = ^t RC etween valid	I _{DD7}	1040	920	mA

Table 15: DDR2 I_{DD} Specifications and Conditions - 1GB (Die Revision C)

Values shown for MT47H128M16 DDR2 SDRAM only and are computed from values specified in the 2Gb (128 Meg x 16) component data sheet

component data sneet			-80E/		
Parameter		Symbol	-800	-667	Units
Operating one bank active-precharge current: ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}RAS = {}^{t}RAS MIN (I_{DD}); CKE is HIGH, S# is HIGH between valid comminputs are switching; Data bus inputs are switching$		I _{DD0}	360	340	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0 \text{ m/s}$ (I_{DD}), $AL = 0$; ${}^{t}CK = {}^{t}CK$ (I_{DD}), ${}^{t}RC = {}^{t}RC$ (I_{DD}), ${}^{t}RAS = {}^{t}RAS$ MIN (I_{DD}), ${}^{t}I_{DD}$ CKE is HIGH, S# is HIGH between valid commands; Address bus input Data pattern is same as I_{DD4W}	$RCD = {}^{t}RCD (I_{DD});$	I _{DD1}	420	400	mA
Precharge power-down current: All device banks idle; ^t CK = ^t CK (I _{DD}); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating		I _{DD2P}	48	48	mA
Precharge quiet standby current: All device banks idle; ^t CK = ^t CH HIGH, S# is HIGH; Other control and address bus inputs are stable; I are floating		I _{DD2Q}	180	160	mA
Precharge standby current: All device banks idle; ^t CK = ^t CK (I _{DD}); CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD2N}	200	180	mA
Active power-down current: All device banks open; ${}^{t}CK = {}^{t}CK$ (I_{DD}); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I _{DD3P}	100	100	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1		56	56	
Active standby current: All device banks open; ^t CK = ^t CK (I _{DD}), ^t RAS = ^t RAS MAX (I _{DD}), ^t RP = ^t RP (I _{DD}); CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		I _{DD3N}	200	180	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (I_{DD}), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$, ${}^{t}RP = {}^{t}RP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4W}	760	680	mA
Operating burst read current: All device banks open; Continuous burst read, $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL (I_{DD})$, $AL = 0$; $^tCK = ^tCK (I_{DD})$, $^tRAS = ^tRAS MAX (I_{DD})$, $^tRP = ^tRP (I_{DD})$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		I _{DD4R}	760	680	mA
Burst refresh current: ^t CK = ^t CK (I _{DD}); REFRESH command at every val; CKE is HIGH, S# is HIGH between valid commands; Other control inputs are switching; Data bus inputs are switching		I _{DD5}	680	660	mA
Self refresh current: CK and CK# at 0V; CKE \leq 0.2V; Other control inputs are floating; Data bus inputs are floating	and address bus	I _{DD6}	48	48	mA
Operating bank interleave read current: All device banks interle 0mA; BL = 4, CL = CL (I_{DD}), AL = ${}^{t}RCD (I_{DD}) - 1 \times {}^{t}CK (I_{DD})$; ${}^{t}CK = {}^{t}CK (I_{DD})$, ${}^{t}RRD = {}^{t}RRD (I_{DD})$, ${}^{t}RCD = {}^{t}RCD (I_{DD})$; CKE is HIGH, S# is HIGH b commands; Address bus inputs are stable during deselects; Data bu switching	(I _{DD}), ^t RC = ^t RC etween valid	I _{DD7}	1120	1000	mA

Serial Presence-Detect

For the latest SPD data, refer to Micron's SPD page: www.micron.com/SPD.

Table 16: SPD EEPROM Operating Conditions

Parameter/Condition	Symbol	Min	Мах	Units
Supply voltage	V_{DDSPD}	1.7	3.6	V
Input high voltage: logic 1; All inputs	V _{IH}	$V_{DDSPD} \times 0.7$	$V_{DDSPD} + 0.5$	V
Input low voltage: logic 0; All inputs	V _{IL}	-0.6	$V_{DDSPD} \times 0.3$	V
Output low voltage: I _{OUT} = 3mA	V _{OL}	_	0.4	V
Input leakage current: $V_{IN} = GND$ to V_{DD}	I _{LI}	0.1	3	μΑ
Output leakage current: V _{OUT} = GND to V _{DD}	I _{LO}	0.05	3	μΑ
Standby current	I _{SB}	1.6	4	μΑ
Power supply current, READ: SCL clock frequency = 100 kHz	I _{CCR}	0.4	1	mA
Power supply current, WRITE: SCL clock frequency = 100 kHz	I _{ccw}	2	3	mA

Table 17: SPD EEPROM AC Operating Conditions


Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	^t AA	0.2	0.9	μs	1
Time bus must be free before a new transition can start	^t BUF	1.3	_	μs	
Data-out hold time	^t DH	200	_	ns	
SDA and SCL fall time	^t F	_	300	ns	2
SDA and SCL rise time	^t R	_	300	ns	2
Data-in hold time	tHD:DAT	0	_	μs	
Start condition hold time	tHD:STA	0.6	_	μs	
Clock HIGH period	tHIGH	0.6	_	μs	
Noise suppression time constant at SCL, SDA inputs	tĮ	_	50	ns	
Clock LOW period	^t LOW	1.3	_	μs	
SCL clock frequency	^t SCL	_	400	kHz	
Data-in setup time	tSU:DAT	100	_	ns	
Start condition setup time	tSU:STA	0.6	_	μs	3
Stop condition setup time	tSU:STO	0.6	_	μs	
WRITE cycle time	tWRC	-	10	ms	4

- Notes: 1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
 - 2. This parameter is sampled.
 - 3. For a restart condition or following a WRITE cycle.
 - 4. The SPD EEPROM WRITE cycle time (tWRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistance, and the EEPROM does not respond to its slave address.



Module Dimensions

Figure 3: 200-Pin DDR2 SODIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for additional design dimensions.

11.4 (0.45) TYP

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

TYP

47.4 (1.87) TYP

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Memory Modules category:

Click to view products by Micron manufacturer:

Other Similar products are found below:

MT18KDF1G72AZ-1G6E1 DDR3 1333 204P 4GB w/ECC(Indus.) MT16JTF51264AZ-1G6K1 MT16KTF1G64AZ-1G4E1

MT18HTF51272PDZ-80EC1 MT9KSF25672PZ-1G4K1 96SD3-4G1600NN-AP 96SD2-1G800NN-AP3 AQD-SD3L2GN16-SQ SQR-SD3I
16G1K6MLB AQD-SD3L8GN16-SG1 AQD-D3L2GN16-SQ AQD-D4U8GN24-HE AQD-D3L2GN16-SQ1 AQD-SD3L4GN16-SQ AQD
SD3L8GN16-SG AGIGA8803-160BCA AGIGA8801-800CCA SQR-SD4I16G2K4SEBB MTA18ADF2G72PDZ-3G2E1 SQR
UD4N8G2K4SNBBB 78.D1GSC.4010B D23.23240S.004 MTA4ATF1G64AZ-3G2E1 97015-4096-16-2 97016-4096-16-2 SQR-SD1M
1G333MNJB SQR-SD3I-4G1K6SNLB 78.A2GDA.4010C 78.D1GMM.4010B 78.C2GF4.4010B 78.C2GCZ.4030C 78.C1GMM.AF50B

78.C1GMM.4050B 78.C1GM4.AF10B 78.C1GET.4010C 78.B1GM4.AF20B 78.A1GG3.4020C 75.CA4GJ.G010B 75.B93H7.G000B

MTA9ASF1G72HZ-2G6E2 96D2-2G800NN-AP SQR-SD3I-8G1K6SNLB SQR-SD4I8G2K4SNEEB 75.073AR.G04 75.B93GJ.G010B

75.C93H7.G000B 78.02G63.405 78.A2GCL.4000C 78.B1GDE.40F0C