

# DDR2 SDRAM SORDIMM

MT9HTF6472RHZ – 512MB

### MT9HTF12872RHZ – 1GB


### Features

- · 200-pin, small-outline registered dual in-line memory module
- Fast data transfer rates: PC2-6400, PC2-5300, or PC2-4200
- 512MB (64 Meg x 72), 1GB (128 Meg x 72)
- Supports ECC error detection and correction
- $V_{DD} = V_{DDO} = 1.8V$
- V<sub>DDSPD</sub> = 3.0–3.6V
- JEDEC-standard 1.8V I/O (SSTL\_18-compatible)
- Differential data strobe (DQS, DQS#) option
- 4*n*-bit prefetch architecture
- · Multiple internal device banks for concurrent operation
- Programmable CAS latency (CL)
- Posted CAS additive latency (AL)
- WRITE latency = READ latency 1 <sup>t</sup>CK
- Programmable burst lengths (BL): 4 or 8
- Adjustable data-output drive strength
- 64ms, 8192-cycle refresh
- On-die termination (ODT)
- On-board temperature sensor with integrated serial presence-detect (SPD) EEPROM
- Phase-lock loop (PLL) to reduce system clock line loading
- · Gold edge contacts
- Single rank
- · Halogen-free

#### **Table 1: Key Timing Parameters**

#### Figure 1: 200-Pin SORDIMM (R/C A)

Module height: 30mm (1.181 in)



#### Options

### Marking

Operating temperature	
– Commercial ( $0^{\circ}C \le T_A \le +70^{\circ}C$ )	None
– Industrial $(-40^{\circ}C \le T_A \le +85^{\circ}C)^1$	Ι
Package	
<ul> <li>200-pin DIMM (halogen-free)</li> </ul>	Z
• Frequency/CAS latency <sup>2</sup>	
-2.5 @ CL = 5 (DDR2-800)	-80E
-2.5 @ CL = 6 (DDR2-800)	-800
- 3.0ns @ CL = 5 (DDR2-667)	-667

- Notes: 1. Contact Micron for industrial temperature module offerings.
  - 2. CL = CAS (READ) latency; registered mode will add one clock cycle to CL.

Speed	Industry		Data Rat	te (MT/s)	<sup>t</sup> RCD	<sup>t</sup> RP	<sup>t</sup> RC	
Grade	Nomenclature	CL = 6	CL = 5	CL = 4	CL = 3	(ns)	(ns)	(ns)
-80E	PC2-6400	800	800	533	400	12.5	12.5	55
-800	PC2-6400	800	667	533	400	15	15	55
-667	PC2-5300	-	667	553	400	15	15	55
-53E	PC2-4200	-	-	553	400	15	15	55
-40E	PC2-3200	-	-	400	400	15	15	55

PDF: 09005aef83ebee86 htf9c64\_128x72rhz - Rev. C 4/14 EN Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2010 Micron Technology, Inc. All rights reserved.

1 Products and specifications discussed herein are subject to change by Micron without notice.



#### Table 2: Addressing

Parameter	512MB	1GB
Refresh count	8K	8K
Row address	16K A[13:0]	16K A[13:0]
Device bank address	4 BA[1:0]	8 BA[2:0]
Device configuration	512Mb (64 Meg x 8)	1Gb (128 Meg x 8)
Column address	1K A[9:0]	1K A[9:0]
Module rank address	1 SO#	1 SO#

#### Table 3: Part Numbers and Timing Parameters – 512MB Modules

Base device: MT47H64M8,<sup>1</sup> 512Mb DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT9HTF6472RH(I)Z-80E	512MB	64 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT9HTF6472RH(I)Z-800	512MB	64 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT9HTF6472RH(I)Z-667	512MB	64 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5

#### Table 4: Part Numbers and Timing Parameters – 1GB Modules

Base device: MT47H128M8,<sup>1</sup> 1Gb DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT9HTF12872RH(I)Z-80E	1GB	128 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT9HTF12872RH(I)Z-800	1GB	128 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT9HTF12872RH(I)Z-667	1GB	128 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5

Notes: 1. The data sheet for the base device can be found on Micron's Web site.

2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT9HTF12872RHZ-80EM1.



### **Pin Assignments**

#### **Table 5: Pin Assignments**

	200-Pin SORDIMM Front			200-Pin SORDIMM Back											
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V <sub>REF</sub>	51	DQ18	101	V <sub>DD</sub>	151	V <sub>SS</sub>	2	V <sub>SS</sub>	52	V <sub>SS</sub>	102	A6	152	V <sub>SS</sub>
3	DQ0	53	DQ19	103	A5	153	DQS5#	4	DQ4	54	DQ28	104	A4	154	DM5
5	V <sub>SS</sub>	55	V <sub>SS</sub>	105	A3	155	DQS5	6	DQ5	56	DQ29	106	V <sub>DD</sub>	156	V <sub>SS</sub>
7	DQ1	57	DQ24	107	A2	157	V <sub>SS</sub>	8	V <sub>SS</sub>	58	V <sub>SS</sub>	108	A1	158	DQ46
9	DQS0#	59	DQ25	109	$V_{DD}$	159	DQ42	10	DM0	60	DM3	110	A0	160	DQ47
11	DQS0	61	V <sub>SS</sub>	111	A10	161	DQ43	12	V <sub>SS</sub>	62	V <sub>SS</sub>	112	BA1	162	V <sub>SS</sub>
13	V <sub>SS</sub>	63	DQS3#	113	BA0	163	V <sub>SS</sub>	14	DQ6	64	DQ30	114	V <sub>DD</sub>	164	DQ52
15	DQ2	65	DQS3	115	RAS#	165	DQ48	16	DQ7	66	DQ31	116	WE#	166	DQ53
17	DQ3	67	V <sub>SS</sub>	117	$V_{DD}$	167	DQ49	18	V <sub>SS</sub>	68	V <sub>SS</sub>	118	S0#	168	V <sub>SS</sub>
19	V <sub>SS</sub>	69	DQ26	119	CAS#	169	V <sub>SS</sub>	20	DQ12	70	CB4	120	ODT0	170	DM6
21	DQ8	71	DQ27	121	NC	171	DQS6#	22	DQ13	72	CB5	122	A13	172	V <sub>SS</sub>
23	DQ9	73	V <sub>SS</sub>	123	$V_{DD}$	173	DQS6	24	V <sub>SS</sub>	74	V <sub>SS</sub>	124	V <sub>DD</sub>	174	DQ54
25	V <sub>SS</sub>	75	CB0	125	NC	175	V <sub>SS</sub>	26	DM1	76	DM8	126	СК0	176	DQ55
27	DQS1#	77	CB1	127	NC	177	DQ50	28	V <sub>SS</sub>	78	V <sub>SS</sub>	128	CK0#	178	V <sub>SS</sub>
29	DQS1	79	V <sub>SS</sub>	129	DQ32	179	DQ51	30	DQ14	80	CB6	130	V <sub>SS</sub>	180	DQ60
31	V <sub>SS</sub>	81	DQS8#	131	V <sub>ss</sub>	181	V <sub>SS</sub>	32	DQ15	82	CB7	132	DQ36	182	DQ61
33	DQ10	83	DQS8	133	DQ33	183	DQ56	34	V <sub>SS</sub>	84	V <sub>SS</sub>	134	DQ37	184	V <sub>SS</sub>
35	DQ11	85	V <sub>SS</sub>	135	DQS4#	185	DQ57	36	DQ20	86	CB2	136	V <sub>SS</sub>	186	DM7
37	V <sub>SS</sub>	87	CKE0	137	DQS4	187	V <sub>SS</sub>	38	DQ21	88	CB3	138	DM4	188	DQ62
39	DQ16	89	NC	139	V <sub>SS</sub>	189	DQS7#	40	V <sub>SS</sub>	90	V <sub>SS</sub>	140	V <sub>SS</sub>	190	V <sub>SS</sub>
41	DQ17	91	EVENT#	141	DQ34	191	DQS7	42	RESET#	92	BA2	142	DQ38	192	DQ63
43	V <sub>SS</sub>	93	V <sub>DD</sub>	143	DQ35	193	DQ58	44	DM2	94	NC	144	DQ39	194	SDA
45	DQS2#	95	A12	145	V <sub>SS</sub>	195	V <sub>SS</sub>	46	V <sub>SS</sub>	96	A11	146	V <sub>SS</sub>	196	SCL
47	DQS2	97	A9	147	DQ40	197	DQ59	48	DQ22	98	V <sub>DD</sub>	148	DQ44	198	SA1
49	V <sub>SS</sub>	99	A7	149	DQ41	199	V <sub>DDSPD</sub>	50	DQ23	100	A8	150	DQ45	200	SA0



### **Pin Descriptions**

The pin description table below is a comprehensive list of all possible pins for all DDR2 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

#### **Table 6: Pin Descriptions**

Symbol	Туре	Description
Ax	Input	Address inputs: Provide the row address for ACTIVE commands, and the column ad- dress and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	<b>Bank address inputs:</b> Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, and MR3) is loaded during the LOAD MODE command.
CKx, CK#x	Input	<b>Clock:</b> Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	<b>Clock enable:</b> Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DDR2 SDRAM.
DMx	Input	<b>Data mask (x8 devices only):</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.
ODTx	Input	<b>On-die termination:</b> Enables (registered HIGH) and disables (registered LOW) termi- nation resistance internal to the DDR2 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input	<b>Reset:</b> Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be used during power-up to ensure that CKE is LOW and DQ are High-Z.
S#x	Input	<b>Chip select:</b> Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	Serial address inputs: Used to configure the SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	Serial clock for SPD EEPROM: Used to synchronize communication to and from the SPD EEPROM on the $I^2C$ bus.
СВх	I/O	Check bits. Used for system error detection and correction.
DQx	I/O	Data input/output: Bidirectional data bus.
DQSx, DQS#x	I/O	<b>Data strobe:</b> Travels with the DQ and is used to capture DQ at the DRAM or the con- troller. Output with read data; input with write data for source synchronous opera- tion. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.




#### **Table 6: Pin Descriptions (Continued)**

Symbol	Туре	Description
SDA	I/O	Serial data: Used to transfer addresses and data into and out of the SPD EEPROM on the $I^2C$ bus.
RDQSx, RDQS#x	Output	<b>Redundant data strobe (x8 devices only):</b> RDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, RDQS becomes data mask (see DMx). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
Err_Out#	Output (open drain)	Parity error output: Parity error found on the command and address bus.
V <sub>DD</sub> /V <sub>DDQ</sub>	Supply	<b>Power supply:</b> 1.8V $\pm$ 0.1V. The component V <sub>DD</sub> and V <sub>DDQ</sub> are connected to the module V <sub>DD</sub> .
V <sub>DDSPD</sub>	Supply	SPD EEPROM power supply: 1.7–3.6V.
V <sub>REF</sub>	Supply	Reference voltage: V <sub>DD</sub> /2.
V <sub>SS</sub>	Supply	Ground.
NC	-	No connect: These pins are not connected on the module.
NF	-	<b>No function:</b> These pins are connected within the module, but provide no functional- ity.
NU	-	Not used: These pins are not used in specific module configurations/operations.
RFU	-	Reserved for future use.



### **Functional Block Diagram**

#### **Figure 2: Functional Block Diagram**





### **General Description**

DDR2 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 4 or 8-bank DDR2 SDRAM devices. DDR2 SDRAM modules use DDR architecture to achieve high-speed operation. DDR2 architecture is essentially a 4*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR2 SDRAM module effectively consists of a single 4*n*-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR2 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals. A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR2 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

#### **Serial Presence-Detect EEPROM Operation**

DDR2 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to V<sub>SS</sub>, permanently disabling hardware write protection.

### **Register and PLL Operation**

DDR2 SDRAM modules operate in registered mode, where the command/address input signals are latched in the registers on the rising clock edge and sent to the DDR2 SDRAM devices on the following rising clock edge (data access is delayed by one clock cycle). A phase-lock loop (PLL) on the module receives and redrives the differential clock signals (CK, CK#) to the DDR2 SDRAM devices. The registers and PLL minimize system and clock loading. PLL clock timing is defined by JEDEC specifications and ensured by use of the JEDEC clock reference board. Registered mode will add one clock cycle to CL.

#### **Temperature Sensor**

An on-board temperature sensor provides the ability to monitor the module temperature along with monitoring alarms. Programmable registers can be used to specify temperature events and critical boundaries. An EVENT# pin is used to signal when different conditions occur based on how the registers are defined.



### **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in the device data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

#### **Table 7: Absolute Maximum Ratings**

Symbol	Parameter	Parameter			
V <sub>DD</sub>	$V_{DD}$ supply voltage relative to $V_{SS}$		-0.5	2.3	V
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>		-0.5	2.3	V
lı	Input leakage current; Any input $0V \le V_{IN} \le V_{DD}$ ; $V_{REF}$ input $0V \le V_{IN} \le 0.95V$ ; (All other	Address inputs, RAS#, CAS#, WE#, S#, CKE, ODT, BA	-5	5	μA
	pins not under test = 0V)	СК0, СК0#	-250	250	]
		DM	-5	5	]
I <sub>OZ</sub>	Output leakage current; $0V \le V_{OUT} \le V_{DDQ}$ ; DQ and ODT are disabled	DQ, DQS, DQS#	-5	5	μA
I <sub>VREF</sub>	$V_{REF}$ leakage current; $V_{REF}$ = valid $V_{REF}$ level		-18	18	μA
T <sub>A</sub>	Module ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C
T <sub>C</sub> <sup>1</sup>	DDR2 SDRAM component operating tem-	Commercial	0	85	°C
	perature <sup>2</sup>	Industrial	-40	95	°C

Notes: 1. The refresh rate is required to double when T<sub>C</sub> exceeds 85°C.

2. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.



### **DRAM Operating Conditions**

Recommended AC operating conditions are given in the DDR2 component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades.

#### **Table 8: Module and Component Speed Grades**

DDR2 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-1GA	-187E
-80E	-25E
-800	-25
-667	-3
-53E	-37E
-40E	-5E

#### **Design Considerations**

#### Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

#### Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



### **IDD Specifications**

#### Table 9: DDR2 I<sub>DD</sub> Specifications and Conditions – 512MB (Die Revision G)

Values shown for MT47H64M8 DDR2 SDRAM only and are computed from values specified in the 512Mb (64 Meg x 8) component data sheet

			-80E/		
Parameter		Symbol	800	-667	Units
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ), <sup>t</sup> = <sup>t</sup> RAS MIN (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH between valid commands; are switching; Data bus inputs are switching	I <sub>DD0</sub>	585	540	mA	
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0 \text{ mA}$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ), ${}^{t}RC$ CKE is HIGH, S# is HIGH between valid commands; Address bus input Data pattern is same as $I_{DD4W}$	I <sub>DD1</sub>	675	630	mA	
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK ( Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	63	63	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK S# is HIGH; Other control and address bus inputs are stable; Data bu ing		I <sub>DD2Q</sub>	216	198	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); HIGH; Other control and address bus inputs are switching; Data bus ing		I <sub>DD2N</sub>	252	225	mA
<b>Active power-down current:</b> All device banks open; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I <sub>DD3PF</sub>	162	135	mA
Data bus inputs are floating		81	81		
Active standby current: All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RA (I_{DD})$ , ${}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid comman and address bus inputs are switching; Data bus inputs are switching		I <sub>DD3N</sub>	297	270	mA
<b>Operating burst write current:</b> All device banks open; Continuou 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = HIGH, S# is HIGH between valid commands; Address bus inputs are s inputs are switching	<sup>t</sup> RP (I <sub>DD</sub> ); CKE is	I <sub>DD4W</sub>	1125	1035	mA
<b>Operating burst read current:</b> All device banks open; Continuous 0mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $(I_{DD})$ ); CKE is HIGH, S# is HIGH between valid commands; Address busing; Data bus inputs are switching	$(I_{DD}), {}^{t}RP = {}^{t}RP$	I <sub>DD4R</sub>	1080	990	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); REFRESH command at every CKE is HIGH, S# is HIGH between valid commands; Other control and puts are switching; Data bus inputs are switching		I <sub>DD5</sub>	855	810	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control inputs are floating; Data bus inputs are floating	and address bus	I <sub>DD6</sub>	63	63	mA
<b>Operating bank interleave read current:</b> All device banks interleave not comalize the formation of the second state of the s	<sub>DD</sub> ), <sup>t</sup> RC = <sup>t</sup> RC (I <sub>DD</sub> ), n valid commands;	I <sub>DD7</sub>	1350	1260	mA



#### Table 10: DDR2 I<sub>DD</sub> Specifications and Conditions – 512MB (Die Revision H)

Values shown for MT47H64M8 DDR2 SDRAM only and are computed from values specified in the 512Mb (64 Meg x 8) component data sheet

Parameter	Symbol	-80E/ 800	-667	Units	
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ), <sup>t</sup> = <sup>t</sup> RAS MIN (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH between valid commands; are switching; Data bus inputs are switching	I <sub>DD0</sub>	TBD	TBD	mA	
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0 \text{ mA}$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ), ${}^{t}RC$ CKE is HIGH, S# is HIGH between valid commands; Address bus input Data pattern is same as $I_{DD4W}$	I <sub>DD1</sub>	TBD	TBD	mA	
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK ( Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	TBD	TBD	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK S# is HIGH; Other control and address bus inputs are stable; Data buing		I <sub>DD2Q</sub>	TBD	TBD	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); HIGH; Other control and address bus inputs are switching; Data bus ing		I <sub>DD2N</sub>	TBD	TBD	mA
<b>Active power-down current:</b> All device banks open; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I <sub>DD3PF</sub>	TBD	TBD	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1	I <sub>DD3PS</sub>	TBD	TBD	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}RA (I_{DD}), {}^{t}RP = {}^{t}RP (I_{DD}); CKE is HIGH, S# is HIGH between valid comman and address bus inputs are switching; Data bus inputs are switching$		I <sub>DD3N</sub>	TBD	TBD	mA
<b>Operating burst write current:</b> All device banks open; Continuou 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = HIGH, S# is HIGH between valid commands; Address bus inputs are s inputs are switching	<sup>t</sup> RP (I <sub>DD</sub> ); CKE is	I <sub>DD4W</sub>	TBD	TBD	mA
<b>Operating burst read current:</b> All device banks open; Continuous 0mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX ((I_{DD}); CKE is HIGH, S# is HIGH between valid commands; Address busing; Data bus inputs are switching$	$I_{DD}$ ), ${}^{t}RP = {}^{t}RP$	I <sub>DD4R</sub>	TBD	TBD	mA
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); REFRESH command at every CKE is HIGH, S# is HIGH between valid commands; Other control and puts are switching; Data bus inputs are switching		I <sub>DD5</sub>	TBD	TBD	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control inputs are floating; Data bus inputs are floating	and address bus	I <sub>DD6</sub>	TBD	TBD	mA
<b>Operating bank interleave read current:</b> All device banks interleomA; BL = 4, CL = CL ( $I_{DD}$ ), AL = ${}^{t}RCD (I_{DD}) - 1 \times {}^{t}CK (I_{DD})$ ; ${}^{t}CK = {}^{t}CK (I_{TRD}) = {}^{t}RRD (I_{DD})$ , ${}^{t}RCD = {}^{t}RCD (I_{DD})$ ; CKE is HIGH, S# is HIGH betwee Address bus inputs are stable during deselects; Data bus inputs during deselects; Data bus inputs during desele	$_{DD}$ ), $^{t}RC = {}^{t}RC (I_{DD})$ , n valid commands;	I <sub>DD7</sub>	TBD	TBD	mA



#### Table 11: DDR2 I<sub>DD</sub> Specifications and Conditions – 1GB (Die Revision H)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Symbol	-80E/ 800	-667	Units	
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ), <sup>t</sup> = <sup>t</sup> RAS MIN (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH between valid commands; are switching; Data bus inputs are switching	I <sub>DD0</sub>	585	540	mA	
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0 \text{ mA}$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ), ${}^{t}RC$ is HIGH, S# is HIGH between valid commands; Address bus input Data pattern is same as $I_{DD4W}$	I <sub>DD1</sub>	675	630	mA	
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	63	63	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK S# is HIGH; Other control and address bus inputs are stable; Data bu ing		I <sub>DD2Q</sub>	216	216	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); HIGH; Other control and address bus inputs are switching; Data bus ing	I <sub>DD2N</sub>	252	216	mA	
<b>Active power-down current:</b> All device banks open; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ); CKE is LOW; Other control and address bus inputs are stable;	Fast PDN exit MR[12] = 0	I <sub>DD3PF</sub>	180	135	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1	I <sub>DD3PS</sub>	90	90	
<b>Active standby current:</b> All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}R_{J} (I_{DD}), {}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid comman and address bus inputs are switching; Data bus inputs are switching	I <sub>DD3N</sub>	297	270	mA	
<b>Operating burst write current:</b> All device banks open; Continuou 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = HIGH, S# is HIGH between valid commands; Address bus inputs are sinputs are switching	I <sub>DD4W</sub>	1125	1035	mA	
<b>Operating burst read current:</b> All device banks open; Continuous 0mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address busing; Data bus inputs are switching	I <sub>DD4R</sub>	1080	990	mA	
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); REFRESH command at every <sup>t</sup> RFC (I <sub>DD</sub> ) interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus in- puts are switching; Data bus inputs are switching			1305	1260	mA
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating			63	63	mA
<b>Operating bank interleave read current:</b> All device banks interleon 0mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = ${}^{t}RCD (I_{DD}) - 1 \times {}^{t}CK (I_{DD})$ ; ${}^{t}CK = {}^{t}CK (I_{DD})$ ; ${}^{t}CK = {}^{t}CK (I_{DD})$ ; ${}^{t}RCD = {}^{t}RRD (I_{DD})$ , ${}^{t}RCD = {}^{t}RCD (I_{DD})$ ; CKE is HIGH, S# is HIGH betwee Address bus inputs are stable during deselects; Data bus inputs	<sub>DD</sub> ), ${}^{t}RC = {}^{t}RC (I_{DD})$ , n valid commands;	I <sub>DD7</sub>	1890	1665	mA



#### Table 12: DDR2 I<sub>DD</sub> Specifications and Conditions – 1GB (Die Revision M)

Values shown for MT47H128M8 DDR2 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Symbol	-80E/ 800	-667	Units	
<b>Operating one bank active-precharge current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ), <sup>t</sup> = <sup>t</sup> RAS MIN (I <sub>DD</sub> ); CKE is HIGH, S# is HIGH between valid commands; are switching; Data bus inputs are switching		220	585	540	mA
<b>Operating one bank active-read-precharge current:</b> $I_{OUT} = 0mA$ ( $I_{DD}$ ), $AL = 0$ ; ${}^{t}CK = {}^{t}CK$ ( $I_{DD}$ ), ${}^{t}RC = {}^{t}RC$ ( $I_{DD}$ ), ${}^{t}RAS = {}^{t}RAS$ MIN ( $I_{DD}$ ), ${}^{t}RC$ CKE is HIGH, S# is HIGH between valid commands; Address bus input Data pattern is same as $I_{DD4W}$	I <sub>DD1</sub>	675	630	mA	
<b>Precharge power-down current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK of Other control and address bus inputs are stable; Data bus inputs are		I <sub>DD2P</sub>	90	90	mA
<b>Precharge quiet standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK S# is HIGH; Other control and address bus inputs are stable; Data bu ing		I <sub>DD2Q</sub>	216	216	mA
<b>Precharge standby current:</b> All device banks idle; <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); HIGH; Other control and address bus inputs are switching; Data bus ing	I <sub>DD2N</sub>	252	216	mA	
Active power-down current: All device banks open; ${}^{t}CK = {}^{t}CK$ [Fast PDN e (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are stable; MR[12] = 0		I <sub>DD3PF</sub>	270	252	mA
Data bus inputs are floating	Slow PDN exit MR[12] = 1	I <sub>DD3PS</sub>	180	180	
Active standby current: All device banks open; ${}^{t}CK = {}^{t}CK (I_{DD}), {}^{t}R/(I_{DD}), {}^{t}RP = {}^{t}RP (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid comman and address bus inputs are switching; Data bus inputs are switching	I <sub>DD3N</sub>	297	270	mA	
<b>Operating burst write current:</b> All device banks open; Continuou 4, CL = CL ( $I_{DD}$ ), AL = 0; <sup>t</sup> CK = <sup>t</sup> CK ( $I_{DD}$ ), <sup>t</sup> RAS = <sup>t</sup> RAS MAX ( $I_{DD}$ ), <sup>t</sup> RP = HIGH, S# is HIGH between valid commands; Address bus inputs are sinputs are switching		1125	1035	mA	
<b>Operating burst read current:</b> All device banks open; Continuous 0mA; BL = 4, CL = CL ( $I_{DD}$ ), AL = 0; ${}^{t}CK = {}^{t}CK (I_{DD})$ , ${}^{t}RAS = {}^{t}RAS MAX (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus ing; Data bus inputs are switching	I <sub>DD4R</sub>	1080	990	mA	
<b>Burst refresh current:</b> <sup>t</sup> CK = <sup>t</sup> CK (I <sub>DD</sub> ); REFRESH command at every CKE is HIGH, S# is HIGH between valid commands; Other control and puts are switching; Data bus inputs are switching	I <sub>DD5</sub>	1395	1350	mA	
<b>Self refresh current:</b> CK and CK# at 0V; CKE $\leq$ 0.2V; Other control inputs are floating; Data bus inputs are floating	I <sub>DD6</sub>	63	63	mA	
<b>Operating bank interleave read current:</b> All device banks interleom OmA; BL = 4, CL = CL ( $I_{DD}$ ), AL = ${}^{t}RCD (I_{DD}) - 1 \times {}^{t}CK (I_{DD})$ ; ${}^{t}CK = {}^{t}CK (I_{TRD} = {}^{t}RRD (I_{DD})$ , ${}^{t}RCD = {}^{t}RCD (I_{DD})$ ; CKE is HIGH, S# is HIGH betwee Address bus inputs are stable during deselects; Data bus inputs	<sub>DD</sub> ), ${}^{t}RC = {}^{t}RC (I_{DD})$ , n valid commands;		1890	1665	mA



### **Register and PLL Specifications**

#### **Table 13: Register Specifications**

SSTU32872	devices	or eq	uivalent

Parameter	Symbol	Pins	Condition	Min	Max	Units
DC high-level input voltage	V <sub>IH(DC)</sub>	Control, command, address	SSTL_18	V <sub>REF(DC)</sub> + 125	V <sub>DDQ</sub> + 250	mV
DC low-level input voltage	V <sub>IL(DC)</sub>	Control, command, address	SSTL_18	0	V <sub>REF(DC)</sub> - 125	mV
AC high-level input voltage	V <sub>IH(AC)</sub>	Control, command, address	SSTL_18	V <sub>REF(DC)</sub> + 250	V <sub>DD</sub>	mV
AC low-level input voltage	V <sub>IL(AC)</sub>	Control, command, address	SSTL_18	0	V <sub>REF(DC)</sub> - 250	mV
Output high voltage	V <sub>OH</sub>	Parity output	SSTL_18	1.2	_	V
Output low voltage	V <sub>OL</sub>	Parity output	SSTL_18	_	0.5	V
Input current	lı lı	All pins	$V_{I} = V_{DDQ} \text{ or } V_{SSQ}$	-5	5	μA
Static standby	I <sub>DD</sub>	All pins	$RESET\# = V_{SSQ} (I_{O} = 0)$	_	200	μΑ
Static operating	I <sub>DD</sub>	All pins	$\begin{array}{l} \text{RESET\#} = \text{V}_{\text{SSQ}}; \text{ V}_{\text{I}} = \\ \text{V}_{\text{IH}(\text{AC})} \text{ or } \text{V}_{\text{IL}(\text{DC})} \text{ I}_{\text{O}} = 0 \end{array}$	_	80	mA
Dynamic operating (clock tree)	I <sub>DDD</sub>	N/A	$\begin{split} \text{RESET#} &= \text{V}_{\text{DD}};\\ \text{V}_{\text{I}} &= \text{V}_{\text{IH}(\text{AC})} \text{ or } \text{V}_{\text{IL}(\text{AC})},\\ \text{I}_{\text{O}} &= 0; \text{ CK and } \text{CK\#}\\ \text{switching 50\% duty cy-}\\ & \text{cle} \end{split}$	_	Varies by manufacturer	μA
Dynamic operating (per each input)	I <sub>DDD</sub>	N/A	$\begin{array}{l} \text{RESET\#} = \text{V}_{\text{DD}};\\ \text{V}_{\text{I}} = \text{V}_{\text{IH}(\text{AC})} \text{ or } \text{V}_{\text{IL}(\text{AC})},\\ \text{I}_{\text{O}} = 0; \text{ CK and CK\#}\\ \text{switching 50\% duty cy-}\\ \text{cle; One data input}\\ \text{switching at } {}^{\text{t}}\text{CK/2}, 50\%\\ \text{duty cycle} \end{array}$	_	Varies by manufacturer	Αų
Input capacitance (per device, per pin)	CI	All inputs except RESET#	$V_{I} = V_{REF} \pm 250 mV;$ $V_{DDQ} = 1.8V$	2.5	3.5	pF
Input capacitance (per device, per pin)	CI	RESET#	$V_{I} = V_{DDQ} \text{ or } V_{SSQ}$	_	Varies by manufacturer	pF



#### **Table 14: PLL Specifications**

Parameter	Symbol	Pins	Condition	Min	Max	Units
DC high-level input voltage	V <sub>IH</sub>	OE, OS, CK, CK#	LVCMOS	0.65 × V <sub>DD</sub>	-	V
DC low-level input voltage	V <sub>IL</sub>	OE, OS, CK, CK#	LVCMOS	_	0.35 × V <sub>DD</sub>	V
Input voltage (limits)	V <sub>IN</sub>			-0.3	V <sub>DD</sub> + 0.3	V
Input differential-pair cross voltage	V <sub>IX</sub>		Differential input	(V <sub>DD</sub> /2) - 0.15	(V <sub>DD</sub> /2) + 0.15	V
Input differential volt- age	V <sub>ID(DC)</sub>		Differential input	0.3	V <sub>DD</sub> + 0.4	V
Input differential volt- age	V <sub>ID(AC)</sub>		Differential input	600	V <sub>DD</sub> + 0.4	V
Input current	I	OE, OS, FBIN, FBIN#	$V_{I} = V_{DD} \text{ or } V_{SS}$	-10	10	μA
		CK, CK#	$V_{I} = V_{DD} \text{ or } V_{SS}$	-250	250	μA
Output disabled cur- rent	I <sub>ODL</sub>		OE = L, V <sub>ODL</sub> = 100mV	100	_	μA
Static supply current	I <sub>DDLD</sub>		$C_L = 0 p f$	-	500	μA
Dynamic supply	I <sub>DD</sub>	N/A	CK and CK# = 410 MHz, – all outputs open (not connected to PCB)		300	mA
Input capacitance	C <sub>IN</sub>	Each input	$V_{I} = V_{DD} \text{ or } V_{SS}$	2	3	pF

CUA845 device or JEDEC82-21 equivalent

#### Table 15: PLL Clock Driver Timing Requirements and Switching Characteristics

Parameter	Symbol	Min	Мах	Units
Stabilization time	tL	-	6.0	μs
Input clock slew rate	slr(i)	1.0	4.0	V/ns
SSC modulation frequency	-	30	33.0	kHz
SSC clock input frequency deviation	-	0.0	-0.5	%
PLL loop bandwidth (–3dB from unity gain)	-	2.0	_	MHz

Note: 1. PLL timing and switching specifications are critical for proper operation of the DDR2 DIMM. This is a subset of parameters for the specific PLL used. Detailed PLL information is available in JEDEC Standard JESD82.



### **Temperature Sensor with Serial Presence-Detect EEPROM**

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the I<sup>2</sup>C bus shared with the SPD EEPROM.

#### **Serial Presence-Detect**

For the latest SPD data, refer to Micron's SPD page: www.micron.com/SPD.

#### Table 16: Temperature Sensor with SPD EEPROM Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V <sub>DDSPD</sub>	3.0	3.6	V
Supply current: V <sub>DD</sub> = 3.3V	I <sub>DD</sub>	-	2.0	mA
Input high voltage: Logic 1; SCL, SDA	V <sub>IH</sub>	1.45	V <sub>DDSPD</sub> + 1	V
Input low voltage: Logic 0; SCL, SDA	V <sub>IL</sub>	-	0.55	V
Output low voltage: I <sub>OUT</sub> = 2.1mA	V <sub>OL</sub>	-	0.4	V
Input current	I <sub>IN</sub>	-5.0	5.0	μA
Temperature sensing range	_	-40	125	°C
Temperature sensor accuracy (class B)	_	-1.0	1.0	°C

#### Table 17: Temperature Sensor and SPD EEPROM Serial Interface Timing

Parameter/Condition	Symbol	Min	Max	Units
Time bus must be free before a new transition can start	<sup>t</sup> BUF	4.7	-	μs
SDA fall time	<sup>t</sup> F	20	300	ns
SDA rise time	<sup>t</sup> R	-	1000	ns
Data hold time	<sup>t</sup> HD:DAT	200	900	ns
Start condition hold time	<sup>t</sup> H:STA	4.0	-	μs
Clock HIGH period	tHIGH	4.0	50	μs
Clock LOW period	<sup>t</sup> LOW	4.7	-	μs
SCL clock frequency	<sup>t</sup> SCL	10	100	kHz
Data setup time	<sup>t</sup> SU:DAT	250	-	ns
Start condition setup time	<sup>t</sup> SU:STA	4.7	-	μs
Stop condition setup time	<sup>t</sup> SU:STO	4.0	-	μs

#### **EVENT#** Pin

The temperature sensor also adds the EVENT# pin (open drain). Not used by the SPD EEPROM, EVENT# is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration register.

EVENT# has three defined modes of operation: interrupt mode, compare mode, and critical temperature mode. Event thresholds are programmed in the 0x01 register using a hysteresis. The alarm window provides a comparison window, with upper and lower limits set in the alarm upper boundary register and the alarm lower boundary register,



#### 512MB, 1GB (x72, SR) 200-Pin DDR2 SDRAM SORDIMM Temperature Sensor with Serial Presence-Detect EEPROM

respectively. When the alarm window is enabled, EVENT# will trigger whenever the temperature is outside the MIN or MAX values set by the user.

The interrupt mode enables software to reset EVENT# after a critical temperature threshold has been detected. Threshold points are set in the configuration register by the user. This mode triggers the critical temperature limit and both the MIN and MAX of the temperature window.


The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by the user and only returns to the logic HIGH state when the temperature falls below the programmed thresholds.

Critical temperature mode triggers EVENT# only when the temperature has exceeded the programmed critical trip point. When the critical trip point has been reached, the temperature sensor goes into comparator mode, and the critical EVENT# cannot be cleared through software.



### **Module Dimensions**

#### Figure 3: 200-Pin DDR2 SORDIMM



- Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
  - 2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for additional design dimensions.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Discrete Semiconductor Modules category:

Click to view products by Micron manufacturer:

Other Similar products are found below :

07.471.1280.0 2320160 23	<u>320173</u> <u>25.161.3453.0</u> <u>25.163.06</u>	53.1 25.163.245	53.0 25.163.425	53.0 25.179.22	53.0 25.190.205	53.0 25.194.3253.0
25.194.3453.0 25.320.2053	<u>3.1</u> <u>25.320.4853.1</u> <u>25.320.5253.1</u>	25.325.1253.1	25.325.3653.1	25.326.3253.1	25.326.3553.1	25.326.4253.1
25.330.0953.1 25.330.1653	<u>3.1</u> <u>25.330.3953.1</u> <u>25.330.4753.1</u>	25.330.5253.1	25.332.4353.1	25.334.3253.1	25.334.3353.1	25.350.1653.0
25.350.2053.0 25.350.2453	<u>3.0</u> <u>25.352.1453.0</u> <u>25.352.1653.0</u>	25.352.2453.0	25.352.4753.1	25.352.5453.1	25.521.3653.0	25.522.3253.0
25.522.3353.0 25.602.4053	<u>3.0</u> <u>25.640.5053.0</u> <u>2810939</u> <u>2813</u>	3583 2866527 2	2868606 29077	<u>19 2950103 A</u>	PL502J APL60	D2J APT10025JVFR
APT10043JVR						