

M600 mSATA NAND Flash SSD

MTFDDAT128MBF, MTFDDAT256MBF, MTFDDAT512MBF

Features

- Micron® 16nm MLC NAND Flash
- RoHS-compliant package
- SATA 6 Gb/s interface
- TCG/Opal 2.0-compliant self-encrypting drive (SED)
- Compatible with Microsoft eDrive®
- Hardware-based AES-256 encryption engine
- ATA modes supported
 - PIO mode 3, 4
 - Multiword DMA mode 0, 1, 2
 - Ultra DMA mode 0, 1, 2, 3, 4, 5, 6
- Industry-standard, 512-byte sector size support
- Hot-plug/hot-remove capable
- Device sleep (DEVSLP), extreme low-power mode
- Native command queuing support with 32-command slot support
- ATA-8 ACS3 command set compliant
- ATA security feature command set and password login support
- Secure erase (data page) command set: fast and secure erase
- Sanitize device feature set support
- Self-monitoring, analysis, and reporting technology (SMART) command set
- · Dynamic write acceleration
- · Adaptive thermal monitoring
- Power loss protection for data-at-rest
- Performance^{1, 2}
 - PCMark® Vantage (HDD test suite score): Up to 87,000
 - Sequential 128KB READ: Up to 560 MB/s
 - Sequential 128KB WRITE: Up to 510 MB/s
 - Random 4KB READ: Up to 100,000 IOPS
 - Random 4KB WRITE: Up to 88,000 IOPS
 - READ/WRITE latency: 120μs/30μs (TYP)

- · Reliability
 - MTTF: 1.5 million device hours³
 - Static and dynamic wear leveling
 - Uncorrectable bit error rate (UBER): <1 sector per 10¹⁵ bits read
- Low power consumption
 - 150mW TYP⁴
- Endurance: Total bytes written (TBW)
 - Up to 300TB
- Capacity (unformatted): 128GB, 256GB, 512GB
- Mechanical
 - SATA connector: 3.3V ±5%
 - Caseless design: 50.80mm x 29.85mm x 3.75mm
 - Weight: 10g (MAX)
- Secure firmware update with digitally signed firmware image
- Operating temperature
 - Commercial (0°C to +70°C)⁵

Notes:

- Typical I/O performance numbers as measured fresh-out-of-the-box (FOB) using lometer with a queue depth of 32 and write cache enabled.
- 4KB transfers used for READ/WRITE latency values.
- The product achieves a mean time to failure (MTTF) based on population statistics not relevant to individual units.
- Active average power measured during execution of MobileMark® with DIPM (device-initiated power management) enabled.
- 5. Temperature measured by SMART attribute 194.


Warranty: Contact your Micron sales representative for further information regarding the product, including product warranties.



Part Numbering Information

Micron's M600 SSD is available in different configurations and densities. The chart below is a comprehensive list of options for the M600 series devices; not all options listed can be combined to define an offered product. Visit www.micron.com for a list of valid part numbers.

Figure 1: Part Number Chart





General Description

Micron's solid state drive (SSD) uses a single-chip controller with a SATA interface on the system side and 8-channels of Micron NAND Flash internally. Packaged in an HDD replacement enclosure, the SSD integrates easily in existing storage infrastructures.


The SSD is designed to use the SATA interface efficiently during both READs and WRITEs while delivering bandwidth-focused performance. SSD technology enables enhanced boot times, faster application load times, reduced power consumption, and extended reliability.

The self-encypting drive (SED) features a FIPS-compliant, AES-256 encryption engine, providing hardware-based, secure data encryption, with no loss of SSD performance. This SED follows the TCG/Opal specification for trusted peripherals.

When TCG/Opal features are not enabled, the device can perform alternate data encryption by invoking the ATA security command-set encryption features, to provide full-disk encryption (FDE) managed in the host system BIOS. TCG/Opal and ATA security feature sets cannot be enabled simultaneously.

The data encryption is always running; however, encryption keys are not managed and the data is not secure until either TCG/Opal or ATA security feature sets are enabled.

Figure 2: Functional Block Diagram





Logical Block Address Configuration

The drive is set to report the number of logical block addresses (LBA) that will ensure sufficient storage space for the specified capacity. Standard LBA settings, based on the IDEMA standard (LBA1-03), are shown below.

Table 1: Standard LBA Settings

| | Total LBA | | Max | User Available Bytes | |
|----------|---------------|-------------|---------------|-------------------------|-----------------|
| Capacity | Decimal | Hexadecimal | Decimal | Hexadecimal | (Unformatted) |
| 128GB | 250,069,680 | EE7C2B0 | 250,069,679 | EE7C2AF | 128,035,676,160 |
| 256GB | 500,118,192 | 1DCF32B0 | 500,118,191 | 1DCF32AF | 256,060,514,304 |
| 512GB | 1,000,215,216 | 3B9E12B0 | 1,000,215,215 | 3B9E12AF | 512,110,190,592 |

Physical Configuration

Table 2: mSATA Dimensions and Weight

| | Value | | | |
|------------------|-------|------|----------------------|--|
| Specification | Nom | Max | Unit | |
| Height | - | 3.75 | mm | |
| Width | 29.85 | - | mm | |
| Length | 50.80 | - | mm | |
| Unit weight | - | 10 | g | |
| Insertion rating | 10 | _ | insert/remove cycles | |



Interface Connectors

Figure 3: SSD Interface Connections




Table 3: Signal Assignments

| | Primary Side | | Secondary Side | | | |
|-------|--------------|-----------------------------|----------------|-------------|--------------------|--|
| Pin # | Signal Name | Description | Pin # | Signal Name | Description | |
| 1 | Reserved | No connect | 2 | 3V3 | +3.3V | |
| 3 | Reserved | No connect | 4 | GND | Ground | |
| 5 | Reserved | No connect | 6 | 1V5 | No connect | |
| 7 | Reserved | No connect | 8 | Reserved | No connect | |
| 9 | GND | Ground | 10 | Reserved | No connect | |
| 11 | Reserved | No connect | 12 | Reserved | No connect | |
| 13 | Reserved | No connect | 14 | Reserved | No connect | |
| 15 | GND | Ground | 16 | Reserved | No connect | |
| 17 | Reserved | No connect | 18 | GND | Ground | |
| 19 | Reserved | No connect | 20 | Reserved | No connect | |
| 21 | GND | Ground | 22 | Reserved | No connect | |
| 23 | +B | Differential signal pair +B | 24 | 3V3 | +3.3V | |
| 25 | -B | and -B | 26 | GND | Ground | |
| 27 | GND | Ground | 28 | 1V5 | No connect | |
| 29 | GND | Ground | 30 | TWI | Two-wire interface | |
| 31 | -A | Differential signal pair +A | 32 | TWI | | |
| 33 | +A | and -A | 34 | GND | Ground | |
| 35 | GND | Ground | 36 | Reserved | No connect | |
| 37 | GND | Ground | 38 | Reserved | No connect | |
| 39 | 3V3 | +3.3V | 40 | GND | Ground | |
| 41 | 3V3 | +3.3V | 42 | Reserved | No connect | |
| 43 | NC | No connect | 44 | DEVSLP | Device sleep | |
| 45 | Optional | No connect | 46 | Reserved | No connect | |
| 47 | Optional | No connect | 48 | 1V5 | No connect | |
| 49 | DA/DSS | Drive activity LED | 50 | GND | Ground | |
| 51 | Presence | Presence detection | 52 | 3V3 | +3.3V | |



Performance

Measured performance can vary for a number of reasons. The major factors affecting drive performance are the capacity of the drive and the interface of the host. Additionally, overall system performance can affect the measured drive performance. When comparing drives, it is recommended that all system variables are the same, and only the drive being tested varies.

Performance numbers will vary depending on the host system configuration.

For SSDs designed for the client computing market, Micron specifies performance in fresh-out-of-box (FOB)state. Data throughput measured in "steady state" may be lower than FOB state, depending on the nature of the data workload.

For a description of these performance states and of Micron's best practices for performance measurement, refer to Micron's technical marketing brief "Best Practices for SSD Performance Measurement"

(www.micron.com/products/solid-state-storage/).

Table 4: Drive Performance

| Capacity | 128GB | 256GB | 512GB | |
|-----------------------------------|--------|---------|---------|-----------|
| Interface Speed | 6 Gb/s | 6 Gb/s | 6 Gb/s | Unit |
| PCMark Vantage | 87,000 | 87,000 | 87,000 | HDD score |
| Sequential read (128KB transfer) | 560 | 560 | 560 | MB/s |
| Sequential write (128KB transfer) | 400 | 510 | 510 | MB/s |
| Random read (4KB transfer) | 90,000 | 100,000 | 100,000 | IOPS |
| Random write (4KB transfer) | 88,000 | 88,000 | 88,000 | IOPS |
| READ latency (TYP) | 120 | 120 | 120 | μs |
| WRITE latency (TYP) | 30 | 30 | 30 | μs |

Notes:

- 1. Performance numbers are maximum values, except as noted.
- 2. Typical I/O performance numbers as measured using lometer with a queue depth of 32 and write cache enabled. Fresh-out-of-box (FOB) state is assumed. For performance measurement purposes, the SSD may be restored to FOB state using the SECURE ERASE command.
- 3. Iometer measurements are performed on an 20GB span of logical block addresses (LBAs).
- 4. 4KB transfers with a queue depth of 1 are used to measure READ/WRITE latency values with write cache enabled.
- System variations will affect measured results. For comparison, PCMark scores are measured with the SSD as a secondary drive in a two-drive system. When measured as an OS drive, system overhead can cause lower scores.



Reliability

Micron's SSDs incorporate advanced technology for defect and error management. They use various combinations of hardware-based error correction algorithms and firmware-based static and dynamic wear-leveling algorithms.

Over the life of the SSD, uncorrectable errors may occur. An uncorrectable error is defined as data that is reported as successfully programmed to the SSD but when it is read out of the SSD, the data differs from what was programmed.

Table 5: Uncorrectable Bit Error Rate

| Uncorrectable Bit Error Rate | Operation |
|--|-----------|
| <1 sector per 10 ¹⁵ bits read | READ |

Mean Time To Failure

Mean time to failure (MTTF) for the SSD can be predicted based on the component reliability data using the methods referenced in the Telcordia SR-332 reliability prediction procedures for electronic equipment.

Table 6: MTTF

| Capacity | MTTF (Operating Hours) ¹ |
|----------|-------------------------------------|
| 128GB | 1.5 million |
| 256GB | 1.5 million |
| 512GB | 1.5 million |

Note: 1. The product achieves a mean time to failure (MTTF) of 1.5 million hours, based on population statistics not relevant to individual units.



Endurance

Endurance for the SSD can be predicted based on the usage conditions applied to the device, the internal NAND component cycles, the write amplification factor, and the wear-leveling efficiency of the drive. The tables below show the drive lifetime for each SSD capacity by client computing and sequential input and based on predefined usage conditions.

Table 7: Drive Lifetime - Client Computing

| Capacity | Drive Lifetime (Total Bytes Written) |
|----------|--------------------------------------|
| 128GB | 100TB |
| 256GB | 200TB |
| 512GB | 300TB |

- Notes: 1. Total bytes written validated with the drive 90% full.
 - 2. SSD volatile write cache is enabled.
 - 3. Access patterns used during reliability testing are 25% sequential and 75% random and consist of the following: 50% are 4 KiB; 40% are 64 KiB; and 10% are 128 KiB.
 - 4. Host workload parameters, including write cache settings, I/O alignment, transfer sizes, randomness, and percent full, that are substantially different than the described notes may result in varied endurance results.
 - 5. GB/day can be calculated by dividing the total bytes written value by (365 × number of years). For example: 100 TB/5 years/365 days = 54 GB/day for 5 years.



Electrical Characteristics

Environmental conditions beyond those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 8: SATA Power Consumption

| Capacity | Device Sleep Typical | Idle Average | Active Average | Active Maximum (128KB transfer) | Unit |
|----------|-------------------------|--------------|----------------|---------------------------------|------|
| 128GB | 2 | 70 | 150 | 3600 | mW |
| 256GB | 2 | 70 | 150 | 4400 | mW |
| 512GB | 2 | 70 | 150 | 4700 | mW |

Notes

- 1. Data taken at 25°C using a 6 Gb/s SATA interface.
- 2. Active average power measured while running MobileMark productivity suite.
- 3. DIPM (device-initiated power management) enabled. DIPM slumber supported.
- 4. Active maximum power is measured using lometer with 128KB sequential write transfers.

Table 9: Maximum Ratings

| Parameter/Condition | Symbol | Min | Max | Unit | Notes |
|------------------------------------|----------------|------|------|---------|-------|
| Voltage input | 3V3 | 3.14 | 3.46 | V | |
| Operating temperature | T _A | 0 | 70 | °C | 1 |
| Non-operating temperature | | -40 | 85 | °C | |
| Rate of temperature change | | _ | 20 | °C/hour | |
| Relative humidity (non-condensing) | | 5 | 95 | % | |

Note: 1. Operating temperature is best measured by reading the SSD's on-board temperature sensor, which is recorded in SMART attribute 194 (or 0xC2).

Table 10: Shock and Vibration

| Parameter/Condition | Specification |
|-------------------------|-----------------|
| Non-operating shock | 1500G/0.5ms |
| Non-operating vibration | 5–800Hz @ 3.13G |



Dynamic Write Acceleration

Dynamic write acceleration optimizes SSD performance for typical client-computing environments, where WRITE operations tend to occur in bursts of commands with idle time between these bursts.

Capacity for accelerated performance is derived from the adaptive usage of the SSD's native NAND array, without sacrificing user-addressable storage. Recent advances in Micron NAND technology enable the SSD firmware to achieve acceleration through onthe-fly mode switching between SLC and MLC modes to create a high-speed SLC pool that changes in size and location with usage conditions.

During periods of idle time between write bursts, the drive may free additional capacity for accelerated write performance. The amount of accelerated capacity recovered during idle time depends on the portion of logical addresses that contain user data and other runtime parameters. In applications that do not provide sufficient idle time, the device may need to perform SLC-to-MLC data migration during host activity.

Under accelerated operation, write performance may be up to 2.8 times higher than non-accelerated operations. Power consumption per-byte written is lower during accelerated operation, which may reduce overall power consumption and heat production.

The following table shows the form factors and capacities that feature dynamic write acceleration.

Table 11: Dynamic Write Acceleration - Capacities and Form Factors

| M600 Form Factors | 128GB | 256GB | 512GB | 1024GB |
|------------------------|-------|-------|-------|--------|
| 2.5" 7mm | on | on | off | off |
| M.2 2280, single-sided | on | on | on | _ |
| M.2 2260, double-sided | on | on | on | _ |
| mSATA | on | on | on | _ |



Adaptive Thermal Monitoring

The device features adaptive thermal monitoring. While most host computers exhibit operating environments that keep an SSD running in the range of 40°C to 45°C, adaptive thermal monitoring enables the SSD device to operate in a wide variety of environments by helping to prevent the host computer from running at excessive temperatures.

Adaptive thermal monitoring reduces total SSD power consumption by the device controller, as well as the NAND media, by injecting time-based delays between internal processing of media commands when the device temperature reaches 75 °C. The delay times used are bound to the microsecond range, and are based on a proportional and differential control equation of the general form shown here.

Figure 4: Adaptive Thermal Monitoring Control Equation

$$u(t) = Kp \times T_p(t) + Kd \times \frac{dT_d}{dt}$$

The delay-control equation is tuned for a steady-state temperature target, which has been designed as an optimum balance of hardware temperature tolerances and drive performance. Steady-state temperature targets are hardware-configuration dependant, and may range from 80 °C to 84 °C. Temperatures below the intended steady-state target will not produce a proportional component to delay, but may produce a differential component based on the current rate of temperature change according to the control equation. When the feature is active, DRAM refresh rates are also adjusted to improve data integrity and stability while operating outside of temperature specifications.

When the device temperature falls below 73 °C, normal operation will continue without induced delays. If temperature continues to rise above the temperature target and exceeds a hardware-dependant critical threshold, the device will abort host commands to prevent component damage. The critical threshold values have a 6 °C margin on top of target threshold, and range between 86 °C and 90 °C.

Device temperature values used by the adaptive thermal monitoring feature are based on an internal temperature sensor located on the device PCB, and may differ from case or package temperatures as measured by thermocouple. Device temperature is accessible through SMART attribute 194, though usage of the SMART feature is not necessary for adaptive thermal monitoring functionality.

Adaptive thermal monitoring does not change the current negotiated speed of the SATA bus, nor require or cause any new commands to be issued on the SATA bus. Rated-throughput performance is not guaranteed at any point above the maximum specified operating temperature.



TCG/Opal Support

Table 12: TCG/Opal Support Parameters

| 00 30 Decem- |
|--------------------------------------|
| |
| |
| 4, 2012 |
| 4, 2012 |
|)7 17 August, |
| Draft Revi- |
| 1 (Microsoft) |
| 011 (Micro- |
| roposal |
| |
| |
| borted a ses- |
| es TPer control e benefit is s |
| |
| |
| |
| |
| ne scope |
| ne scope |
| ne scope |
| ne scope |
| |
| ement not |
| |
| 1 |



Table 12: TCG/Opal Support Parameters (Continued)

| Property | Supported? | Comments |
|--|---------------|--|
| ACK/NACK Support | Not Supported | Session reliability |
| Async Support | Not Supported | Asynchronous protocol support with multiple commands per session |
| Geometry Reporting Feature | | |
| ALIGN | Supported | OPAL 2.0 (only) |
| Logical Block Size | 512 bytes | Logical block size = 512 Bytes |
| Alignment Granularity | 4096 Bytes | Page or Descriptor size < <minimum aes="" lu="" size="">></minimum> |
| Lowest Aligned LBA | 0 | - |
| OPAL SSC V2.00 Feature Descriptor | | |
| Base COM ID | 0x1000 | 0x1000-0xFFFF defined for COM ID management |
| Number of COM IDs | 1 | - |
| Range Crossing Behavior | 0 | If drive receives a READ or WRITE command that spans multiple LBA ranges and the LBA ranges are not locked, then: 1. Process the data transfer, if Range Crossing = 0 2. Terminate the command with "Other Invalid Command Parameter" if Range Crossing = 1 |
| Number of Locking SP Admin Authorities Supported | 4 | As per OPAL 2.0, drive should support at least 4 admin |
| Number of Locking SP User Authorities Supported | 9 | As per OPAL 2.0, drive should support at least 8 users |
| Initial C_PIN_SID PIN Indicator | 0x00 | 0x00 = The initial C_PIN_SID PIN value is equal to the C_PIN_MSID PIN value 0xFF = The initial C_PIN_SID PIN value is VU, and MAY not be equal to the C_PIN_MSID PIN value 0PAL 2.0 (only) Customer-specific SID – Configurable |
| Behavior of C_PIN_SID PIN upon Ter Revert | 0x00 | 0x00 = The C_PIN_SID PIN value becomes the value of the C_PIN_MSID PIN column after successful invocation of revert on the admin SP's object in the SP table 0xFF = The C_PIN_SID PIN value changes to a VU value after successful invocation of revert on the admin SP's object in the SP table and MAY not be equal to the C_PIN_MSID PIN value OPAL 2.0 (only) |
| DataStore Table Feature | | |
| Maximum number of DataStore Tables | 9 | The maximum number of the DataStore tables that the TPer supports, including the DataStore table defined in OPAL SSC 2.0 |
| Maximum total size of DataStore Tables | 90MB | Specifies the maximum total size in bytes of all of the DataStore tables that TPer supports, including the DataStore table defined in OPAL SSC 2.0 |
| DataStore Table Size Alignment | 10MB | - |



Table 12: TCG/Opal Support Parameters (Continued)

| Property | Supported? | Comments |
|--|--|--|
| MBR Table | 128MB | - |
| Byte Table Access Granularity | | |
| Mandatory Write Granularity | 1 | TPer enforces when the host invokes the set method on byte tables; it should be less than or equal to 8192; it should be less than or equal to Recommended Access Granularity, OPAL 2.0 (only) |
| Recommended Access Granularity | 8192 | Tper recommends when the host invokes the set or get method on byte tables; it should be less than or equal to 8192 |
| Cryptographic Features | | |
| AES Key Size | 256 Bits | AES key is generated by using CTR DRBG algorithm (FIPS Compliant) |
| AES Mode | CBC | IV swapped |
| Number of Ranges/Band Supported | 9 (8 user definable, 1 global range) | Now supporting 8 LBA ranges; range cross read and write allowed if LBA ranges are unlocked |
| Re-Encryption | Not Supported | - |
| Key Management | | Authentication data required. Conforms to TCG Storage Protection Mechanisms for Secrets; Specifi- cation version 1.00, Revision 1.00, 05 March 2012 |
| Crypto Erase Completion Time <1s | Yes | - |
| Cryptographic Algorithms are Certified by FIPS-197 | Pending | - |
| AES 256-Bit CBC/ECB Mode | Supported | ECB mode used only for generating the random key by CTR DRBG |
| CTR DRBG | Supported | - |
| SHA 256 | Supported | - |
| RSA 2048 Signature Verification | Supported | - |
| TPer Communication Properties | | |
| Max ComPacket Size | 131072 | 256 sectors (128K) |
| Max Response ComPacket Size | 131072 | 256 sectors (128K) |
| Max Packet Size | 128512 | - |
| Max Individual Token Size | 123904 | - |
| Max Packets | 1 | - |
| Max SubPackets | 1 | - |
| Max Sessions | 1 | Each session requires a set of buffers and variables |
| Max Transaction Limit | 1 | Transaction are inside sessions |
| Max Methods | 1 | Methods are contained in a transaction |
| Max Authentications | 2 | |



Table 12: TCG/Opal Support Parameters (Continued)

| Property | Supported? | Comments |
|--|---------------|---|
| Def Session Timeout | Yes | The session timeout length (in milliseconds) used by the TPer by default |
| IEEE1667 | | |
| Probe Silo | Supported | - |
| TCG Storage Silo | Supported | - |
| Other than Probe and TCG Storage Silo | Not Supported | - |
| IEEE1667 Major Version | TBD | As per current draft specification, major and minor versions are not yet decided |
| IEEE1667 Minor Version | TBD | - |
| Maximum P_OUT Transfer Size | 131072 | 256 sectors (128K) |
| Others | | |
| FDE (ATA Security with Key Management) | Yes | - |
| Secure Firmware Download | Supported | Firmware image is validated by using SHA256 and RSA2048 algorithm (FIPS-compliant; certification pending) |



Device ID

Table 13: Identify Device

| | e Note 1 for setting definitions | | | | | | |
|------|----------------------------------|---------|----------------------|--|--|--|--|
| Word | Bit(s) | Setting | Default Value | Description | | | |
| 0 | | | | General configuration bit-significant information | | | |
| | 15 | F | 0b | 0 = ATA device | | | |
| | 14–8 | Х | 0000100b | Retired | | | |
| | 7 | F | 0b | 1 = Removable media device | | | |
| | 6 | F | 1b | 1 = Fixed disk HDD | | | |
| | 5–3 | X | 000b | Retired | | | |
| | 2 | V | 0b | Response incomplete | | | |
| | 1 | X | 0b | Retired | | | |
| | 0 | F | 0b | Reserved | | | |
| 1 | | | 3FFFh | Obsolete | | | |
| 2 | | F | C837h | Specific configuration | | | |
| 3 | | F | 0010h | Obsolete | | | |
| 4 | | F | 0000h 0000h | Retired | | | |
| 6 | | F | 003Fh | Obsolete | | | |
| 7 | | (O)V | 0000h 0000h | Reserved for assignment by the CompactFlash™ Association | | | |
| 9 | | ()X | 0000h | Retired | | | |
| 10 | | (M)F | varies | Serial number (20 ASCII characters) | | | |
| 20 | | ()X | 0000h 0000h 0000h | Retired/Obsolete | | | |
| 23 | | (M)F | varies | Firmware revision (8 ASCII characters) | | | |
| 27 | | (M)F | varies | Model number (40 ASCII characters) | | | |
| 47 | 15–8 | F | 80h | 80h | | | |
| | 7–0 | F | 10h | 00h = Reserved 01h-FFh = Maximum number of logical sectors that shall be transferred per DRQ data block on READ/WRITE MULTIPLE commands | | | |
| 48 | | | | Trusted Computing feature set options | | | |
| | 15 | F | 0b | Shall be cleared to zero | | | |
| | 14 | F | 1b | Shall be set to one | | | |
| | 13–1 | F | 000000000000b | Reserved for the Trusted Computing Group | | | |
| | 0 | F | 1b | 1=Trusted Computing feature set is support | | | |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|-------------------------------------|---|
| 49 | | | | Capabilities |
| | 15–14 | F | 00b | Reserved for the IDENTIFY PACKET DEVICE command. |
| | 13 | F | 1b | 1 = Standby timer values as specified in this standard are supported |
| | | | | 0 = Standby timer values shall be managed by the device |
| | 12 | F | 0b | Reserved for the IDENTIFY PACKET DEVICE command. |
| | 11 | F | 1b | 1= IORDY supported |
| | | | | 0 = IORDY may be supported |
| | 10 | F | 1b | 1 = IORDY may be disabled |
| | 9 | | 1b | 1 = LBA supported |
| | 8 | F | 1b | 1 = DMA supported. |
| | 7–0 | F | 0000000b | Retired |
| 50 | | | | Capabilities |
| | 15 | F | 0b | Shall be cleared to zero |
| | 14 | F | 1b | Shall be set to one |
| | 13–2 | F | 00000000000b | Reserved |
| | 1 | Х | 0b | Obsolete |
| | 0 | F | 1b | Shall be set to one to indicate a vendor specific standby timer value minimum. |
| 51 | | ()X | 0000h 0000h | Obsolete |
| 53 | 15–3 | F | 000000000000b | Reserved |
| | 2 | F | 1b | 1 = The fields reported in word 88 are valid 0 = the fields reported in word 88 are not valid |
| | 1 | F | 1b | 1 = The fields reported in words (70:64) are valid 0 = the fields reported in words (70:64) are not valid |
| | 0 | Х | 1b | Obsolete |
| 54 | | ()X | 3FFFh 0010h 003Fh FC10h 00FBh | Obsolete |
| 59 | 15 | F | 1b | 1 = The BLOCK ERASE EXT command is supported |
| Ī | 14 | F | 0b | 1 = The OVERWRITE EXT command is supported |
| Ī | 13 | F | 0b | 1 = The CRYPTO SCRAMBLE EXT command is supported |
| Ī | 12 | F | 1b | 1 = The Sanitize feature set is supported |
| Ţ | 11–9 | F | 000b | Reserved |
| Ţ | 8 | V | 1b | 1 = Multiple sector setting is valid |
| Ī | 7–0 | V | 00010000b | xxh = Current setting for number of logical sectors that shall be transferred per DRQ data block on READ/WRITE MULTI- |
| | | | | PLE commands |



| Word | for setting define Bit(s) | Setting | Default Value | Description |
|------|----------------------------------|---------|---------------|--|
| 62 | | ()X | 0000h | Obsolete |
| 63 | 15–11 | F | 00000b | Reserved |
| | 10 | V | 0b | 1 = Multiword DMA mode 2 is selected |
| | | | | 0 = Multiword DMA mode 2 is not selected |
| | 9 | V | 0b | 1 = Multiword DMA mode 1 is selected |
| - | | ., | 01 | 0 = Multiword DMA mode 1 is not selected |
| | 8 | V | 0b | 1 = Multiword DMA mode 0 is selected 0 = Multiword DMA mode 0 is not selected |
| _ | 7–3 | F | 0000b | Reserved |
| | 2 | F | 1b | 1 = Multiword DMA mode 2 and below are supported |
| | 1 | F | 1b | 1 = Multiword DMA mode 1 and below are supported |
| | 0 | F | 1b | 1 = Multiword DMA mode 0 is supported |
| 64 | 15–8 | F | 0 | Reserved |
| | 7–0 | F | 00000011b | PIO modes supported |
| 65 | | F | 0078h | Minimum Multiword DMA transfer cycle time per word |
| | | | | Cycle time in nanoseconds |
| 66 | | F | 0078h | Manufacturer's recommended Multiword DMA transfer cy- |
| | | | | cle time Cycle time in nanoseconds |
| 67 | | F | 0078h | Minimum PIO transfer cycle time without flow control |
| 67 | | Г | 007811 | Cycle time in nanoseconds |
| 68 | | F | 0078h | Minimum PIO transfer cycle time with IORDY flow control |
| | | | | Cycle time in nanoseconds |
| 69 | | F | | Additional Supported |
| | 15 | F | 0b | 1 = CFast Specification Support |
| | 14 | F | 1b | 1 = Deterministic read after Trim is supported |
| | 13 | F | 0b | 1 = Long Physical Sector Alignment Error Reporting Control |
| | 10 | _ | | is supported |
| | 12 | F | 0b | 1 = DEVICE CONFIGURATION IDENTIFY DMA and DEVICE CONFIGURATION SET DMA are supported |
| _ | 11 | F | 0b | 1 = READ BUFFER DMA is supported |
| | 10 | F | 0b | 1 = WRITE BUFFER DMA is supported |
| | 9 | F | 0b | 1 = SET MAX PASSWORD DMA and SET MAX UNLOCK DMA |
| | _ | | | are supported |
| | 8 | F | 0b | 1 = DOWNLOAD MICROCODE DMA is supported |
| Ţ | 7 | F | 1b | Reserved for IEEE-1667 |
| | 6 | F | 0b | 1 = Optional ATA device 28-bit commands supported |
| | 5 | F | 1b | 1 = Read zero after Trim is supported |
| | 4 | F | 1b | 1 = Device encrypts all user data |
| | - | | | |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|----------------------------|--|
| 70 | | F | 0000h | Reserved |
| 71 | | F | 0000h 0000h 0000h 0000h | Reserved for the IDENTIFY PACKET DEVICE command |
| 75 | | | | Queue depth |
| | 15–5 | F | 0000000000b | Reserved |
| | 4–0 | F | 11111b | Maximum queue depth - 1 |
| 76 | | | | Serial ATA capabilities |
| | 15 | F | 0b | 1 = Supports READ LOG DMA EXT as equivalent to READ LOG EXT |
| | 14 | F | 0b | 1 = Supports device automatic partial to slumber transitions |
| | 13 | F | 0b | 1 = Supports host automatic partial to slumber transitions |
| | 12 | F | 1b | Supports Native Command Queuing priority information |
| | 11 | F | 0b | Supports Unload while NCQ commands outstanding |
| | 10 | F | 1b | Supports Phy event counters |
| | 9 | F | 0b | Supports receipt of host initiated interface power management requests |
| | 8 | F | 1b | Supports native Command Queueing |
| | 7–4 | F | 0000b | Reserved for future Serial ATA signaling speed grades |
| | 3 | F | 1b | 1 = Supports Serial ATA Gen-3 speed (6.0 Gb/s) |
| | 2 | F | 1b | 1 = Supports Serial ATA Gen-2 speed (3.0 Gb/s) |
| | 1 | F | 1b | 1 = Supports Serial ATA Gen-1 speed (1.5 Gb/s) |
| | 0 | F | 0b | Reserved (set to 0) |
| 77 | | | | Serial ATA additional capabilities |
| | 15–8 | F | 0000000b | Reserved for future Serial ATA definition |
| | 7 | F | 1b | 1 = Supports DEVSLP_to_ReducedPwrState |
| | 6 | F | 1b | Supports RECEIVE FPDMA QUEUED and SEND FPDMA QUEUED commands |
| | 5 | F | 0b | Supports NCQ Queue Management Command |
| | 4 | F | 0b | Supports NCQ Streaming |
| | 3–1 | V | 010b | Coded value indicating current negotiated Serial ATA signal speed |
| ļ | 0 | F | 0b | Shall be cleared to zero |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|---------------|--|
| 78 | | | | Serial ATA features supported |
| | 15–8 | F | 00000000b | Reserved |
| | 7 | F | 0b | 1 = Supports NCQ Autosense |
| | 6 | F | 1b | 1 = Supports software settings preservation |
| | 5 | F | 1b | 1 = HARDWARE FEATURE CONTROL SUPPORTED bit |
| | 4 | F | 0b | 1 = Supports in-order data delivery |
| | 3 | F | 1b | 1 = Supports dev initiate interface power management |
| | 2 | F | 1b | 1 = Supports DMA Setup Auto-Activate optimization |
| | 1 | F | 0b | 1 = Supports non-zero buffer offsets in DMA Setup FIS |
| | 0 | F | 0b | Reserved (set to 0) |
| 79 | | | | Serial ATA features enabled |
| | 15–7 | V | 00000000b | Reserved |
| | 6 | V | 1b | 1 = Software settings preservation enabled |
| | 5 | V | 0b | 1 = Asynchronous notification enabled |
| | 4 | V | 0b | 1 = In-order data delivery enabled |
| | 3 | V | 0b | 1 = Device initiating interface power management enabled |
| | 2 | V | 0b | 1 = DMA Setup Auto-Activate optimization enabled |
| | 1 | V | 0b | 1 = Non-zero buffer offsets in DMA Setup FIS enabled |
| | 0 | V | 0b | Reserved (set to 0) |
| 80 | | | | Major revision number |
| | 15–10 | F | 000000b | Reserved |
| | 9 | F | 1b | 1 = Supports ATA8-ACS2 |
| | 8 | F | 1b | 1 = Supports ATA8-ACS |
| | 7 | F | 1b | 1 = Supports ATA/ATAPI-7 |
| | 6 | F | 1b | 1 = Supports ATA/ATAPI-6 |
| | 5 | F | 1b | 1 = Supports ATA/ATAPI-5 |
| | 4 | F | 1b | 1 = Supports ATA/ATAPI-4 |
| | 3 | F | 1b | Obsolete |
| | 2 | S | 0b | Obsolete |
| | 1 | S | 0b | Obsolete |
| | 0 | F | 0b | Reserved |
| 81 | | F | 0028h | Minor revision number |
| | | | | 0028h = ATA8-ACS version 6 |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|---------------|--|
| 82 | | | | Command set supported |
| | 15 | Х | 0b | Obsolete |
| | 14 | F | 1b | 1 = NOP command supported |
| | 13 | F | 1b | 1 = READ BUFFER command supported |
| | 12 | F | 1b | 1 = WRITE BUFFER command supported |
| | 11 | Х | 0b | Obsolete |
| | 10 | F | 1b | 1 = Host Protected Area feature set supported |
| | 9 | F | 0b | 1 = DEVICE RESET command supported |
| | 8 | F | 0b | 1 = SERVICE interrupt supported |
| | 7 | F | 0b | 1 = Release interrupt supported |
| | 6 | F | 1b | 1 = Read look-ahead supported |
| | 5 | F | 1b | 1 = Write cache supported |
| | 4 | F | 0b | Shall be cleared to zero to indicate that the PACKET feature set is not supported. |
| | 3 | F | 1b | 1 = Mandatory Power Management feature set supported |
| | 2 | F | 0b | Obsolete |
| | 1 | F | 1b | 1 = Security feature set supported |
| | 0 | F | 1b | 1 = SMART feature set supported |
| 83 | | | | Command set supported |
| | 15 | F | 0b | Shall be cleared to zero |
| | 14 | F | 1b | Shall be set to one |
| | 13 | F | 1b | 1 = FLUSH CACHE EXT command supported |
| | 12 | F | 1b | 1 = Mandatory FLUSH CACHE command supported |
| | 11 | F | 1b | 1 = Device Configuration Overlay feature set supported |
| | 10 | F | 1b | 1 = 48-bit address feature set supported |
| | 9 | F | 0b | 1 = Automatic Acoustic Management feature set supported |
| | 8 | F | 1b | 1 = SET MAX security extension supported |
| | 7 | F | 0b | See Address Offset Reserved Area Boot INCITS TR27:2001 |
| | 6 | F | 0b | 1 = SET FEATURES subcommand required to spin-up after power-up |
| | 5 | F | 0b | 1 = Power-Up In Standby feature set supported |
| | 4 | F | 0b | Obsolete |
| | 3 | F | 1b | 1 = Advanced Power Management feature set supported |
| | 2 | F | 0b | 1 = CFA feature set supported |
| | 1 | F | 0b | 1 = READ/WRITE DMA QUEUED supported |
| | 0 | F | 1b | 1 = DOWNLOAD MICROCODE command supported |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|----------------------|--|
| 84 | | | | Command set/feature supported extension |
| | 15 | F | 0b | Shall be cleared to zero |
| | 14 | F | 1b | Shall be set to one |
| | 13 | F | 1b | 1 = IDLE IMMEDIATE with UNLOAD FEATURE supported |
| | 12 | F | 0b | Reserved for technical report INCITS TR-37-2004 (TLC) |
| | 11 | F | 0b | Reserved for technical report INCITS TR-37-2004 (TLC) |
| | 10–9 | F | 00b | Obsolete |
| | 8 | F | 1b | 1 = 64-bit word wide name supported |
| | 7 | F | 0b | 1 = WRITE DMA QUEUED FUA EXT command supported |
| | 6 | F | 1b | 1 = WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT commands supported |
| | 5 | F | 1b | 1 = General Purpose Logging feature set supported |
| | 4 | F | 0b | 1 = Streaming feature set supported |
| | 3 | F | 0b | 1 = Media Card Pass Through Command feature set supported |
| | 2 | F | 0b | 1 = Media serial number supported |
| | 1 | F | 1b | 1 = SMART self-test supported |
| | 0 | F | 1b | 1 = SMART error logging supported |
| 85 | | | | Command set/feature enabled. |
| | 15 | Х | 0b | Obsolete |
| | 14 | F | 1b | 1 = NOP command supported |
| | 13 | F | 1b | 1 = READ BUFFER command supported |
| | 12 | F | 1b | 1 = WRITE BUFFER command supported |
| | 11 | Х | 0b | Obsolete |
| | 10 | V | 1b | 1 = Host Protected Area feature set enabled |
| | 9 | F | 0b | 1 = DEVICE RESET command supported |
| | 8 | V | 0b | 1 = SERVICE interrupt enabled |
| | 7 | V | 0b | 1 = Release interrupt enabled |
| | 6 | V | 1b | 1 = Look-ahead enabled |
| | 5 | V | 1b | 1 = Write cache enabled |
| | 4 | F | 0b | Shall be cleared to zero to indicate that the PACKET feature set is not supported. |
| | 3 | F | 1b | Power Management feature set is enabled |
| | 2 | F | 0b | Obsolete |
| | 1 | V | 0b | 1 = Security Mode feature set enabled |
| | 0 | V | 1b | 1 = SMART feature set enabled |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|---------------|---|
| 86 | | | | Command set/feature enabled. |
| | 15 | | 1b | 1 = Words 120-119 are valid |
| | 14 | F | 0b | 1 = Reserved |
| | 13 | F | 1b | 1 = FLUSH CACHE EXT command supported |
| | 12 | F | 1b | 1 = FLUSH CACHE command supported |
| | 11 | F | 1b | 1 = Device Configuration Overlay supported |
| | 10 | F | 1b | 1 = 48-bit Address features set supported |
| | 9 | V | 0b | 1 = Automatic Acoustic Management feature set enabled |
| | 8 | F | 0b | 1 = SET MAX security enabled by SET MAX SET PASSWORD |
| | 7 | F | 0b | Reserved for address Offset Reserved Area Boot, INCITS TR27:2001 |
| | 6 | F | 0b | 1 = SET FEATURES subcommand required to spin-up after power-up |
| | 5 | V | 0b | 1 = Power-Up In Standby feature set enabled |
| | 4 | V | 0b | Obsolete |
| | 3 | V | 1b | 1 = Advanced Power Management feature set enabled |
| | 2 | F | 0b | 1 = CFA feature set supported |
| | 1 | F | 0b | 1 = READ/WRITE DMA QUEUED command supported |
| | 0 | F | 1b | 1 = DOWNLOAD MICROCODE command supported |
| 87 | | | | Command set/feature enabled/supported |
| | 15 | F | 0b | Shall be cleared to zero |
| | 14 | F | 1b | Shall be set to one |
| | 13 | F | 1b | 1 = IDLE IMMEDIATE with UNLOAD FEATURE supported |
| | 12 | V | 0b | Reserved for technical report- INCITS tr-37-2004 (TLC) |
| | 11 | V | 0b | Reserved for technical report- INCITS TR-37-2004 (TLC) |
| | 10–9 | F | 00b | Obsolete |
| | 8 | F | 1b | 1 = 64-bit word wide name supported |
| | 7 | F | 0b | 1 = WRITE DMA QUEUED FUA EXT command supported |
| | 6 | F | 1b | 1 = WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT commands supported |
| | 5 | F | 1b | 1 = General Purpose Logging feature set supported |
| | 4 | V | 0b | Obsolete |
| | 3 | V | 0b | 1 = Media Card Pass Through Command feature set supported |
| | 2 | V | 0b | 1 = Media serial number is valid |
| | 1 | F | 1b | 1 = SMART self-test supported |
| | 0 | F | 1b | 1 = SMART error logging supported |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|---------------|--|
| 88 | | | 0b | Ultra DMA modes |
| | 15 | | 0b | Reserved |
| | 14 | | 0b | 1 = Ultra DMA mode 6 is selected |
| | | | | 0 = Ultra DMA mode 6 is not selected |
| | 13 | | 0b | 1 = Ultra DMA mode 5 is selected |
| | | | | 0 = Ultra DMA mode 5 is not selected |
| | 12 | | 0b | 1 = Ultra DMA mode 4 is selected |
| | | | | 0 = Ultra DMA mode 4 is not selected |
| | 11 | | 0b | 1 = Ultra DMA mode 3 is selected |
| | | | | 0 = Ultra DMA mode 3 is not selected |
| | 10 | | 0b | 1 = Ultra DMA mode 2 is selected |
| | | | | 0 = Ultra DMA mode 2 is not selected |
| | 9 | | 0b | 1 = Ultra DMA mode 1 is selected |
| | | | | 0 = Ultra DMA mode 1 is not selected |
| | 8 | | 0b | 1 = Ultra DMA mode 0 is selected |
| | _ | | 01 | 0 = Ultra DMA mode 0 is not selected |
| | 7 | | 0b | Reserved |
| | 6 | | 1b | 1 = Ultra DMA mode 6 and below are supported |
| | 5 | | 1b | 1 = Ultra DMA mode 5 and below are supported |
| | 4 | | 1b | 1 = Ultra DMA mode 4 and below are supported |
| | 3 | | 1b | 1 = Ultra DMA mode 3 and below are supported |
| | 2 | | 1b | 1 = Ultra DMA mode 2 and below are supported |
| | 1 | | 1b | 1 = Ultra DMA mode 1 and below are supported |
| | 0 | | 1b | 1 = Ultra DMA mode 0 IS supported |
| 89 | | (O)F | 0001h | Time required for security erase unit completion |
| 90 | | (O)F | 0001h | Time required for enhanced security erase completion |
| 91 | | (O)V | 00FEh | Current advanced power management value |
| 92 | | (O)V | FFFEh | Master Password Revision Code |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|---------------|--|
| 93 | | | | Shall be 0000h for SATA devices |
| | 15 | | 0b | Shall be cleared to zero |
| | 14 | | 0b | Shall be set to one |
| | 13 | | 0b | 1 = Device detected CBLID-above V _{IH} 0 = device detected CBLID-below V _{IL} |
| | | | | Device 1 hardware reset result Device 0 shall clear these bits to zero Device 1 shall set these bits as follows: |
| | 12 | | 0b | Reserved |
| | 11 | | 0b | 0 = Device 1 did not assert PDIAG- 1 = Device 1 asserted PDIAG- |
| | 10–9 | | | These bits indicate how Device 1 determined the device number: 00 = Reserved 01 = a jumper was used 10 = the CSEL signal was used 11 = some other method was used or the method is unknown |
| | 8 | | 0b | Shall be set to one |
| | | | | Device 0 hardware reset result. Device 1 shall clear these bits to zero. Device 0 shall set these bits as follows: |
| | 7 | | 0b | Reserved |
| | 6 | | 0b | 0 = Device 0 does not respond when Device 1 is selected. 1 = Device 0 responds when Device 1 is selected. |
| | 5 | | 0b | 0 = Device 0 did not detect the assertion of DASP- 1 = Device 0 detected the assertion of DASP- |
| | 4 | | 0b | 0 = Device 0 did not detect the assertion of PDIAG- 1 = Device 0 detected the assertion of PDIAG- |
| | 3 | | 0b | 0 = Device 0 failed diagnostics. 1 = Device 0 passed diagnostics. |
| | 2–1 | | 00b | These bits indicate how Device 0 determined the device number: 00 = Reserved 01 = a jumper was used 10 = the CSEL signal was used 11 = some other method was used or the method is unknown |
| | 0 | | 0b | Shall be set to one |
| 94 | 15–8 | F | 00h | Vendor's recommended acoustic management value |
| | 7–0 | V | 00h | Current automatic acoustic management value |
| 95 | | (O)V | 0000h | Stream Minimum Request Size |
| | | | | |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|----------------------------|--|
| 96 | | (O)V | 0000h | Streaming Transfer Time – DMA |
| 97 | | (O)V | 0000h | Streaming Access Latency – DMA and PIO |
| 98 | | (O)F | 0000h 0000h | Streaming Performance Granularity (98-99) |
| 100 | | V | Varies by capacity | Maximum user LBA for 48-bit Address feature set |
| 104 | | (O)V | 0000h | Streaming Transfer Time – PIO |
| 105 | | ()F | 0008h | Maximum number of 512-byte blocks of LBA Range Entries per DATA SET MANAGEMENT command |
| 106 | | | | Physical sector size/logical sector size |
| | 15 | F | 0b | Shall be cleared to zero |
| | 14 | F | 1b | Shall be set to one |
| | 13 | F | 1b | 1 = Device has multiple logical sectors per physical sector |
| | 12 | F | 0b | 1 = Device logical sector longer than 256 words |
| | 11–4 | F | 0000000b | Reserved |
| | 3–0 | F | 0011b | 2^x logical sectors per physical sector |
| 107 | | (O)F | 0000h | Inter-seek delay for ISO-7779 acoustic testing in microseconds |
| 108 | 15–12 | F | 0101b | NAA (3-0) |
| | 11–0 | | 00000001010b | IEEE OUI (23-12) |
| 109 | 15–4 | F | 000001110101b | IEEE OUI (11-0) |
| | 3–0 | | Varies | Unique ID (35-32) |
| 110 | | (M)F | Varies | 5-0 Unique ID (31-16) |
| 111 | | (M)F | Varies | Unique ID (15-0) |
| 112 | | (O)F | 0000h 0000h 0000h 0000h | Reserved for 12- bit word-wide name extension to 128 bits |
| 116 | | (O)V | 0000h | Reserved for INCITS TR-37-2004 |
| 117 | | (O)F | 0000h 0000h | Words per Logical Sector |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|---|---|
| 119 | | | | Commands and feature sets supported (continued from words 84–82) |
| | 15 | F | 0b | Shall be cleared to zero |
| | 14 | F | 1b | Shall be set to one |
| | 13–8 | F | 0000000b | Reserved |
| | 7 | F | 0b | 1 = Extended Power Conditions feature set is supported |
| | 6 | F | 0b | 1 = Extended Status Reporting feature set is supported |
| | 5 | F | 0b | 1 = Free-fall control feature set is supported |
| | 4 | F | 1b | 1 = The DOWNLOAD MICROCODE command with mode 3 is supported |
| | 3 | F | 1b | 1 = READ LOG DMA EXT and WRITE LOG DMA EXT commands are supported |
| | 2 | F | 1b | 1 = The WRITE UNCORRECTABLE EXT command is supported |
| | 1 | F | 1b | 1 = The Write-Read-Verify feature set is supported |
| | 0 | F | 0b | Reserved for DDT |
| 120 | | | | Commands and feature sets supported or enabled (continued from words 87–85) |
| | 15 | | 0b | Shall be cleared to zero |
| | 14 | | 1b | Shall be set to one |
| | 13–6 | | 0000000b | Reserved |
| | 5 | | 0b | 1 = Free-fall control feature set is enabled |
| | 4 | | 1b | 1 = The DOWNLOAD MICROCODE command with mode 3 is supported |
| | 3 | | 1b | 1 = The READ LOG DMA EXT and WRITE LOG DMA EXT commands are supported |
| | 2 | | 1b | 1 = The WRITE UNCORRECTABLE EXT command is supported |
| | 1 | | 0b | 1 = The Write-Read-Verify feature set is enabled |
| | 0 | | 0b | 1= Feature set "Disable Data Transfer After Error Detection" is enabled 0 = Feature set "Disable Data Transfer After Error Detection" is disabled |
| 121 | | F | 0000h 0000h 0000h 0000h 0000h 0000h | Reserved for expanded supported and enabled settings |
| 127 | | (O) | 0000h | Obsolete |



| Word | Bit(s) | Setting | Default Value | Description |
|---------|--------|---------|--|---|
| 128 | | | | Security status |
| | 15–9 | F | 0000000b | Reserved |
| | 8 | V | 0b | Security level 0 = High, 1 = Maximum |
| | 7–6 | F | 00b | Reserved |
| | 5 | F | 1b | 1 = Enhanced security erase supported |
| | 4 | V | 0b | 1 = Security count expired |
| | 3 | V | 0b | 1 = Security frozen |
| | 2 | V | 0b | 1 = Security locked |
| | 1 | V | 0b | 1 = Security enabled |
| | 0 | F | 1b | 1 = Security supported |
| 129–159 | | ()X | Vendor specific data | Vendor specific |
| 160 | | | | CFA power mode 1 |
| | 15 | F | 0b | Word 160 supported |
| | 14 | F | 0b | Reserved |
| | 13 | F | 0b | CFA power mode 1 is required for one or more commands implemented by the device |
| | 12 | V | 0b | CFA power mode 1 disabled |
| | 11–0 | F | 00000000000b | Maximum current in ma |
| 161 | | Х | 0000h 0000h 0000h 0000h 0000h 0000h 0000h | Reserved for assignment by the CompactFlash Association |
| 168 | 15–4 | F | 000h | Reserved |
| | 3-0 | F | 3h | Device Nominal Form Factor |
| 169 | | | | DATA SET MANAGEMENT command support |
| | 15–1 | F | 00000000000000000000000000000000000000 | Reserved |
| | 0 | F | 1b | 1 = The Trim bit in the DATA SET MANAGEMENT command is supported |
| 170 | | F | 0000h 0000h 0000h 0000h | Additional product identifier |
| 174 | | F | 0000h 0000h | Reserved |
| 176 | | (O)V | Varies | Current media serial number (60 ASCII characters) |
| | | | | |



| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|----------------|---|
| 206 | | | | SCT Command Transport |
| | 15–12 | Х | 0000b | Vendor-specific |
| | 11–6 | F | 000000b | Reserved |
| | 5 | F | 1b | SCT Command Transport Data Tables supported |
| | 4 | F | 1b | SCT Command Transport Features Control supported |
| | 3 | F | 0b | SCT Command Transport Error Recovery Control supported |
| | 2 | F | 1b | SCT Command Transport Write Same supported |
| | 1 | F | 0b | Obsolete |
| | 0 | F | 1b | SCT Command Transport supported |
| 207 | | ()F | 0000h 0000h | Reserved for CE-ATA |
| 209 | | (O) | | Alignment of logical blocks within a larger physical block |
| | 15 | F | 0b | Shall be cleared to zero |
| | 14 | F | 1b | Shall be set to one |
| | 13–0 | F | 0000000000000b | Logical sector offset within the first physical sector where the first logical sector is placed |
| 210 | | (O)V | 0000h 0000h | Write-Read-Verify Sector Count Mode 3 Only |
| 212 | | (O)F | 0000h 0001h | Verify Sector Count Mode 2 Only |
| 214 | | (O) | | NV Cache Capabilities |
| | 15–12 | F | 0000b | NV Cache feature set version |
| | 11–8 | F | 0000b | NV Cache Power Mode feature set version |
| | 7–5 | F | 000b | Reserved |
| | 4 | V | 0b | 1 = NV Cache feature set enabled |
| | 3–2 | F | 00b | Reserved |
| | 1 | V | 0b | 1 = NV Cache Power Mode feature set enabled |
| | 0 | F | 0b | 1 = NV Cache Power Mode feature set supported |
| 215 | | (O)V | 0000h | NV Cache Size in Logical Blocks (LSW) |
| 216 | | (O)V | 0000h | NV Cache Size in Logical Blocks (MSW) |
| 217 | | (M)F | 0001h | Nominal media rotation rate (ATA8-ACS 1699-D Revision 6) |
| 218 | | (O)V | 0000h | Reserved |
| 219 | | | | NV Cache Options |
| | 15–8 | F | 00h | Reserved |
| | 7–0 | F | 00h | Device Estimated Time to Spin Up in Seconds |
| 220 | 15–8 | F | 00h | Reserved |
| | 7–0 | V | 00h | Write-Read-Verify feature set current mode |
| | | | | |



See Note 1 for setting definitions

| Word | Bit(s) | Setting | Default Value | Description |
|------|--------|---------|---|--|
| 222 | | | | Transport Major revision number. 0000h or FFFFh = device does not report version |
| | 15–12 | | 0001b | Transport Type - 0 = Parallel, 1 = Serial, 2-15 = Reserved Parallel (Type = 0) Serial (Type = 1) |
| | 11–7 | | 000000b | Reserved Reserved |
| | 6 | | 1b | Supports SATA Rev 3.1 |
| | 5 | | 1b | Supports SATA Rev 3.0 |
| | 4 | | 1b | Supports SATA Rev 2.6 |
| | 3 | | 1b | Supports SATA Rev 2.5 |
| | 2 | | 1b | Supports SATA II: Extensions |
| | 1 | | 1b | Supports SATA 1.0a |
| | 0 | | 1b | Supports ATA8-APT ATA8-AST |
| 223 | | (M)F | 0000h | Transport Minor revision number |
| 224 | | ()F | 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h | Reserved for CE-ATA |
| 234 | | (O)F | 0001h | Minimum number of 512 byte units per DOWNLOAD MI- CROCODE command for mode 3 |
| 235 | | | 00FFh | Maximum number of 512 byte units per DOWNLOAD MI- CROCODE command for mode 3 |
| 236 | | | 0000h 0000h 0000h 0000h 0000h 0000h 0000h | Reserved |
| 243 | | | 4000h | Bit 14 = 1; Supports FDE security features |
| 244 | | | 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h | Reserved |
| 255 | | (M)F | | Integrity word |
| | 15–8 | | varies | Checksum |
| | 7–0 | | A5h | Signature |

Note: 1. F = The content of the word is fixed and does not change.

V = The content of the word is variable and may change depending on the state of the device or the commands executed by the device.

X = The content of the word may be fixed or variable.

R = The content of the word is reserved and will be zero.



Commands

Table 14: Supported ATA Command Set

See ATA-8 standard for command details

| Command Name | Command Code (hex) |
|------------------------------------|------------------------|
| CHECK POWER MODE | 98h or E5h |
| DEVICE CONFIGURATION RESTORE | B1h/C1h |
| DEVICE CONFIGURATION FREEZE LOCK | B1h/C3h |
| DEVICE CONFIGURATION IDENTIFY | B1h/C1h |
| DEVICE CONFIGURATION SET | B1h/C3h |
| DOWNLOAD MICROCODE | 92h |
| EXECUTE DEVICE DIAGNOSTIC | 90h |
| FLUSH CACHE | E7h |
| FLUSH CACHE EXT | EAh |
| IDENTIFY DEVICE | ECh |
| IDLE | E3h or 97h |
| IDLE IMMEDIATE | E1h or 95h |
| INITIALIZE DEVICE PARAMETERS | 91h |
| NOP | 00h |
| READ BUFFER | E4h |
| READ DMA (with retry) | C8h |
| READ DMA (without retry) | C9h |
| READ DMA EXT | 25h |
| READ FPDMA QUEUED | 60h |
| READ LOG EXT | 2Fh |
| READ MULTIPLE | C4h |
| READ MULTIPLE EXT | 29h |
| READ NATIVE MAX ADDRESS | F8h |
| READ NATIVE MAX ADDRESS EXT | 27h |
| READ SECTOR(S) EXT | 24h |
| READ SECTOR(S) (with retry) | 20h |
| READ SECTOR(S) (without retry) | 21h |
| READ VERIFY SECTOR EXT | 42h |
| READ VERIFY SECTOR(S) (with retry) | 40h |
| RECEIVE FPDMA QUEUED | 65h |
| SANITIZE DEVICE | B4h |
| SCT WRITE SAME | 02h/0001h |
| | 02h/0002h |
| | 02h/0101h 02h/0102h |
| SCT RETURN ERROR RECOVERY CONTROL | 030h/01h |
| SCT SET ERROR RECOVERY CONTROL | 03h/01h |
| JOI JET ELITOR RECOVERT CONTINUE | 55175111 |



Table 14: Supported ATA Command Set (Continued)

See ATA-8 standard for command details

| Command Name | Command Code (hex) |
|----------------------------------|--------------------|
| SCT SET FEATURE CONTROL | 04h/01h |
| SCT RETURN FEATURE CONTROL | 04h/02h |
| SCT RETURN FEATURE OPTION FLAG | 04h/03h |
| SCT RETURN SCT DATA TABLE | 05h/01h |
| SECURITY DISABLE PASSWORD | F6h |
| SECURITY ERASE PREPARE | F3h |
| SECURITY ERASE UNIT | F4h |
| SECURITY FREEZE LOCK | F5h |
| SECURITY SET PASSWORD | F1h |
| SECURITY UNLOCK | F2h |
| SEEK | 7xh |
| SEND FPDMA QUEUED | 64h |
| SET FEATURES | EFh |
| SET MAX ADDRESS | F9h |
| SET MAX – FREEZE LOCK | F9h/04h |
| SET MAX – LOCK | F9h/02h |
| SET MAX ADDRESS EXT | 37h |
| SET MULTIPLE MODE | C6h |
| SET MAX – SET PASSWORD | F9h/01h |
| SET MAX – UNLOCK | F9h/03h |
| SLEEP | E6h or 99h |
| SMART DISABLE OPERATIONS | B0h/D9h |
| SMART ENABLE OPERATIONS | B0h/D8h |
| SMART ENABLE/DISABLE AUTOSAVE | B0h/D2h |
| SMART EXECUTE OFF-LINE IMMEDIATE | B0h/D4h |
| SMART READ DATA | B0h/D0h |
| SMART READ LOG SECTOR | B0h/D5h |
| SMART RETURN STATUS | B0h/DAh |
| SMART WRITE LOG | B0h/D6h |
| STANDBY | E2h or 96h |
| STANDBY IMMEDIATE | E0h or 94h |
| TRUSTED NON-DATA | 5Bh |
| TRUSTED RECEIVE | 5Ch |
| TRUSTED RECEIVE DMA | 5Dh |
| TRUSTED SEND | 5Eh |
| TRUSTED SEND DMA | 5Fh |
| WRITE BUFFER | E8h |



Table 14: Supported ATA Command Set (Continued)

See ATA-8 standard for command details

| Command Name | Command Code (hex) |
|------------------------------|--------------------|
| WRITE DMA (with retry) | CAh |
| WRITE DMA (without retry) | CBh |
| WRITE DMA EXT | 35h |
| WRITE DMA FUA EXT | 3Dh |
| WRITE FPDMA QUEUED | 61h |
| WRITE LOG EXT | 3Fh |
| WRITE MULTIPLE | C5h |
| WRITE MULTIPLE EXT | 39h |
| WRITE MULTIPLE FUA EXT | CEh |
| WRITE SECTOR(S) (with retry) | 30h |
| WRITE SECTOR(S) EXT | 34h |
| WRITE UNCORRECTABLE EXT | 45h |



Compliance

Micron SSDs comply with the following:

- · RoHS "green"
- CE (Europe): EN55022, 2006 Class B and EN55024, 1998 + A1: 2001 + A2:2003
- FCC: CFR Title 47, Part 15, ICES-003, all Class B
- UL (US): approval to UL-60950-1, 2nd Edition, 2007-03-27, IEC 60950-1:2005, 2nd Edition
- BSMI (Taiwan): approval to CNS 13438
- C-TICK (Australia, New Zealand): approval to AS/NZS CISPR22
- KCC RRL (Korea): approval to KCC MU2-C30025, KCC MU2-C30018 Class B
- W.E.E.E.: Compliance with EU WEEE directive 2002/96/EC. Additional obligations
 may apply to customers who place these products in the markets where WEEE is enforced.
- TUV (Germany): approval to IEC60950/EN60950
- V_{CCI}
- IC (Canada):
 - This Class B digital apparatus complies with Canadian ICES-003.
 - Cet appareil numérique de la classe B est conforme à la norme NMB-003 du Canada.

FCC Rules


This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:


- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.



Package Dimensions

Figure 5: mSATA Package





Secondary side



References

- Serial ATA: High-speed serialized AT attachment, Serial ATA working group, available at www.sata-io.org
- SATA 3.2 GOLD
- ATA-8 ACS3 (T13/2161-D, Revision 4k)
- TCG Storage Security Subsystem Class Opal; Specification 2.00 Revision 1.00, Feb 24, 2012
- TCG Core Specification; Specification 2.00 Revision 2.00, Nov 4, 2011
- TCG Storage Interface Interactions: Specification Version 1.02 Revision 1.00 30 December, 2011
- IEEE-1667: "Standard Protocol for Authentication in Host Attachments of Transient Storage Devices"



Revision History

Rev. C - 9/14

- Updated Endurance: Total bytes written in Feature up to 144 to 300TB.
- Updated Part Number Chart.
- Updated table 7: Drive Lifetime and notes in Endurance.
- Added Dynamic Write Acceleration.
- · Updated Adaptive Thermal Monitoring.

Rev. B - 7/14

- Updated Operating temperature note on page 1.
- Updated Part Number Chart.
- Updated values and notes in the Drive Performance table.
- Updated notes in the Drive Lifetime Client Computing table.
- Updated values and notes in the SATA Power Consumption table.
- Updated notes in the Maximum Ratings table.

Rev. A - 03/14

· Initial release.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Solid State Drives - SSD category:

Click to view products by Micron manufacturer:

Other Similar products are found below:

MTFDDAK256MAZ-1AE12ABYY SSDSC2CT120A3K5 MTFDDAC512MAM-1K1 SSDPEKKF010T7X1 ATCA7360-MMOD-SATA2

SQF-S25S2-8G-S9C SQF-SLMM4-128G-S9C 96FD25-S128-TR7 SQF-SMSS4-32G-S8E 96FD25-S512-TR7 SQF-SLMM4-16G-S9E SQF-SDMS4-16G-J6C SQF-S25S4-16G-S9C 96FD80-N128-LIS ASD25-MLC064G-CT-160-1 SQF-SMSU4-32G-S9E SQF-SMSU4-256G-SBE SQF-SMSM4-32G-S9E SQF-SMSM4-16G-S9C SQF-SMSM2-8G-S9E SQF-SHMS2-16G-S9C 96ND1T-ST-SG7E SQF-SMSM4-128G-SBE SQF-S25U4-128G-SBC 96FD-M032-TR71 SQF-SHMM1-32G-SBC SSDSC2BX800G401940785 SSDSCKJB150G701 SDUFD33-016G SD7SN6S-128G-1122 AF512UDI-FLU003 SDLF1DM-800G-1HA1 SM619GED-CDZ SPA31L SD9SN8W-128G-1122 SD9SN8W-128G SDINBDG4-32G-XII SSDSC2KR120H6XN SDSDQAD-128G SM668GXB-ACS 01118 SDSDAA-016G SDLF1CRM-016T-1HA1 0T00327 MTFDDAA240MBB-2AE1ZABYY SSDSC2BX200G401940779 SQF-S25V4-240G-SCC SQF-SDMM2-256G-S9E SQF-SHMM2-64G-SBE APSDM001G12AN-PT 96FD25-ST256G-M13 SQF-SM8V4-240G-SCC