

DESCRIPTION

The MP1925 is a high-frequency, half-bridge, N-channel power MOSFET driver. Its low-side and high-side driver channels are controlled independently and matched with less than 5ns of time delay. Under-voltage lockout (UVLO) on both the high-side and low-side supplies forces the outputs low in the event that the supply is insufficient. The integrated bootstrap diode reduces the external component count.

The MP1925 is available in a QFN-8 (4mmx4mm) package.


FEATURES

- Drives an N-Channel MOSFET Half-Bridge
- 115V Bootstrap Voltage Range
- On-Chip Bootstrap Diode
- Typical Propagation Delay of 20ns
- Gate Driver Matching of Less than 5ns
- Drives a 2.2nF Load with 15ns of Rise Time and 10ns of Fall Time at 12V VDD
- TTL-Compatible Input
- Quiescent Current of Less than 150µA
- UVLO for Both High-Side and Low-Side Gate Drivers
- Available in a QFN-8 (4mmx4mm) Package

APPLICATIONS

- Motor Drivers
- Telecom Half-Bridge Power Supplies
- Avionics DC/DC Converters
- Two-Switch Forward Converters
- Active Clamp Forward Converters

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION



ORDERING INFORMATION Dackago Top Marking Part Number*


Part Number*	Раскаде	I op Marking
MP1925HR	QFN-8 (4mmx4mm)	See Below

* For Tape & Reel, add suffix -Z (e.g. MP1925HR-Z) For RoHS compliant packaging, add suffix -LF (e.g. MP1925HR-LF-Z)

TOP MARKING

MPSYWW MP1925 LLLLLL

MPS: MPS prefix Y: Year code WW: Week code MP1925: Part number LLLLL: Lot number



QFN-8 (4mmx4mm)

PACKAGE REFERENCE

PIN FUNCTIONS

Pin #	Name	Description
1	VDD	Supply input. VDD supplies power to the internal circuitry. Place a decoupling capacitor to ground close to VDD to ensure a stable and clean supply.
2	BST	Bootstrap. BST is the positive power supply for the internal floating high-side MOSFET driver. Connect a bypass capacitor between BST and SW.
3	DRVH	Floating driver output.
4	SW	Switching node.
5	INH	Control signal input for the floating driver.
6	INL	Control signal input for the low-side driver.
7	VSS, exposed pad	Chip ground. Connect the exposed pad to VSS for proper thermal operation.
8	DRVL	Low-side driver output.

MP1925 Rev. 1.01 7/28/2020

MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



ABSOLUTE MAXIMUM RATINGS (1)

$ \begin{array}{llllllllllllllllllllllllllllllllllll$
DRVH to VSS
15V (<100ns) to (BST-VSS)+0.3V
DRVL to VSS ⁽²⁾ 0.3V to 18.3V
DRVL to VSS ⁽²⁾ 5V(<100ns) to 18.3V
INH/NL to VSS0.3V to $(V_{DD} + 0.3V)$
INH/INL to VSS
5V(<100ns) to (VDD + 0.3V)
All other pins0. $3V$ to $(V_{DD} + 0.3V)$
Continuous power dissipation $(T_A = 25^{\circ}C)^{(3)}$
QFN-8 (4mmx4mm)2.66W
Junction temperature 150°C
Lead temperature
Storage temperature65°C to +150°C
Recommended Operating Conditions (4)

Supply voltage (Vpp) 8 0V to 15 0V

SW voltage (V _{sw})	1.0V to +100V
SW slew rate	<50V/ns
Operating junction temp (T _J	= T _A)
	40°C to +125°C

Thermal Resistance ⁽⁵⁾ θ_{JA} θ_{JC}

Notes:

- Exceeding these ratings may damage the device. The repetitive pulse rating is guaranteed for period of 100ns or less with a maximum repetition rate of 1000kHz when VDD is 15V or less.
- 2) DRVH and DRVL are outputs pins, cannot be connected to external supply voltage.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

$V_{DD} = V_{BST} - V_{SW} = 12V$, $V_{SS} = V_{SW} = 0V$, no load at DRVH and DRVL, $T_J = -40^{\circ}C$ to +125°C, typical value is tested at $T_J = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply Currents						
VDD quiescent current	IDDQ	INL = INH = 0		110	150	μA
VDD operating current	Iddo	f _{sw} = 500kHz		9		mA
Floating driver quiescent current	IBSTQ	INL = INH = 0		60	90	μA
Floating driver operating current	Івѕто	f _{sw} = 500kHz		8		mA
Leakage current	Ilk	BST = SW = 100V		0.05	1	μA
Inputs						•
INL/INH high				2	2.4	V
INL/INH low			1	1.4		V
INL/INH internal pull-down	R _{IN}			185		k0
resistance	RIN			100		kΩ
Under-Voltage Protection						
VDD rising threshold	V_{DDR}		6	6.8	7.2	V
VDD hysteresis	Vddh			0.4		V
BST-SW rising threshold	VBSTR		5.8	6.5	6.9	V
BST-SW hysteresis	VBSTH			0.4		V
Bootstrap Diode						
Bootstrap diode VF at 100µA	V _{F1}			0.5		V
Bootstrap diode VF at 100mA	V _{F2}			0.95		V
Bootstrap diode dynamic R	RD	At 100mA		2.5		Ω
Low-Side Gate Driver						
Low-level output voltage	Voll	I _O = 100mA		0.1		V
High-level output voltage to rail	VOHL	I ₀ = -100mA		0.19		V
Source current ⁽⁶⁾	IOHL	V_{DRVL} = 0V, V_{DD} = 12V		3		Α
Source current (6)		$V_{DRVL} = 0V, V_{DD} = 16V$		4.7		Α
Qials assessed (6)	Ioll	$V_{DRVL} = V_{DD} = 12V$		4.5		Α
Sink current ⁽⁶⁾		$V_{DRVL} = V_{DD} = 16V$		6		А
Floating Gate Driver						
Low-level output voltage	V _{OLH}	I _O = 100mA		0.1		V
High-level output voltage to rail	Vohh	I ₀ = -100mA		0.19		V
	Іонн	$V_{DRVH} = 0V, V_{DD} = 12V$		2.6		А
Source current ⁽⁶⁾		$V_{DRVH} = 0V, V_{DD} = 16V$		4		Α
Ciple ourset (6)		$V_{DRVH} = V_{DD} = 12V$		4.5	1	Α
Sink current ⁽⁶⁾	Iolh	$V_{DRVH} = V_{DD} = 16V$		5.9		Α



ELECTRICAL CHARACTERISTICS (continued)


$V_{DD} = V_{BST} - V_{SW} = 12V$, $V_{SS} = V_{SW} = 0V$, no load at DRVH and DRVL, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, typical value is tested at $T_J = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Switching Specification – Low-S	ide Gate	Driver			-	-
Turn-off propagation delay INL falling to DRVL falling	tolff			20		ns
Turn-on propagation delay INL rising to DRVL rising	t _{DLRR}			20		
DRVL rise time		C∟ = 2.2nF		15		ns
DRVL fall time		C∟ = 2.2nF		10		ns
Switching Specification – Floati	ng Gate D	river				
Turn-off propagation delay INH falling to DRVH falling	t _{DHFF}			20		ns
Turn-on propagation delay INH rising to DRVH rising	tohrr			20		ns
DRVH rise time		C∟ = 2.2nF		15		ns
DRVH fall time		C _L = 2.2nF		10		ns
Switching Specification – Match	ing					
Floating driver turn-off to low-side driver turn-on ⁽⁶⁾	t MON			1	5	ns
Low-side driver turn-off to floating driver turn-on ⁽⁶⁾	t _{MOFF}			1	5	ns
Minimum input pulse width that changes the output ⁽⁶⁾	t _{PW}				50	ns
Bootstrap diode turn-on or turn- off time ⁽⁶⁾	tвs			10		ns
Thermal shutdown				150		°C
Thermal shutdown hysteresis				25		С°

Note:

6) Guaranteed by design.

TIMING DIAGRAM








Figure 1: Timing Diagram



TYPICAL CHARACTERISTICS







MP1925 Rev. 1.01 7/28/2020 MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



TYPICAL CHARACTERISTICS (continued)

 V_{DD} = 12V, V_{SS} = V_{SW} = 0V, T_A = 25°C, unless otherwise noted.








TYPICAL PERFORMANCE CHARACTERISTICS


 V_{DD} = 12V, V_{SS} = V_{SW} = 0V, T_A = 25°C, unless otherwise noted.


Turn-On Propagation Delay

Turn-Off Propagation Delay


Gate Drive Matching t_{MOFF}









Gate Drive Matching t_{MON}











FUNCTIONAL BLOCK DIAGRAM





Figure 2: Functional Block Diagram



APPLICATION INFORMATION

The input signals of INH and INL can be controlled independently. If both INH and INL control the high-side and low-side MOSFETs of the same bridge, set a sufficient dead time between INH and INL low (and vice versa) to avoid shoot-through (see Figure 3). Dead time is defined as the time interval between INH low and INL low.





REFERENCE DESIGN CIRCUITS

Half-Bridge Converter

The MP1925 drives the MOSFETS via alternating signals with dead time in half-bridge converter topology. The input voltage can rise up

to 100V with the alternating signals (INT and INL) coming from the PWM controller (see Figure 4).






Figure 4: Half-Bridge Converter

Two-Switch Forward Converter

In two-switch forward converter topology, both MOSFETs turn on and off simultaneously. The input signals (INH and INL) come from a PWM controller that senses the output voltage and output current during current mode control.

The Schottky diodes clamp the reverse swing of the power transformer, and must be rated for the input voltage. The input voltage can rise up to 100V (see Figure 5).







Active Clamp Forward Converter

In active clamp forward converter topology, the MP1925 drives the MOSFETs with alternating signals. The high-side MOSFET, in conjunction with C_{reset} , is used to reset the power transformer without loss.

This topology is optimal for running at duty cycles exceeding 50%. The device may not be able to run at 100V in this topology (see Figure 6).





Figure 6: Active Clamp Forward Converter




PACKAGE INFORMATION


QFN-8 (4mmx4mm)




TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
 LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.



MP1925 - 100V, 4A, HIGH FREQUENCY HALF-BRIDGE GATE DRIVER

Revision History

Revision #	Revision Date	Description	Pages Updated
1.01	07/24/2020	Update transient negative Absolute Maximum Ratings	Page 3

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Gate Drivers category:

Click to view products by Monolithic Power Systems manufacturer:

Other Similar products are found below :

 89076GBEST
 00053P0231
 56956
 57.404.7355.5
 LT4936
 57.904.0755.0
 5882900001
 00600P0005
 00-9050-LRPP
 00-9090-RDPP

 5951900000
 01-1003W-10/32-15
 0131700000
 00-2240
 LTP70N06
 LVP640
 5J0-1000LG-SIL
 LY1D-2-5S-AC120
 LY2-US-AC240
 LY3

 UA-DC24
 00576P0020
 00600P0010
 LZN4-UA-DC12
 LZNQ2M-US-DC5
 LZNQ2-US-DC12
 LZP40N10
 00-8196-RDPP
 00-8274-RDPP

 00-8275-RDNP
 00-8609-RDPP
 00-8722-RDPP
 00-8728-WHPP
 00-8869-RDPP
 00-9091-LRPP
 00-9291-RDPP
 0207100000

 0207400000
 01312
 0134220000
 60713816
 M15730061
 61161-90
 61278-0020
 6131-204-23149P
 6131-205-17149P
 6131-209-15149P

 6131-218-17149P
 6131-220-21149P
 6131-260-2358P
 6131-204-23149P
 6131-205-17149P
 6131-209-15149P