MP4245

36V, 6A Peak, Buck-Boost Converter with I²C Interface for Power Delivery

DESCRIPTION

The MP4245 is a buck-boost converter with four integrated power switches. The device can deliver up to 6A of output current at certain inputvoltage supply ranges, with excellent load and line regulation.

The MP4245 is suitable for USB power delivery (USB PD) applications. It can work with an external USB PD controller through the I²C interface. The I²C interface and two-time programmable multiple-time programmable (MTP) memory provide flexible features.

Fault condition protections includes constant current (CC) limiting, output over-voltage protection (OVP), and thermal shutdown (TSD).

The MP4245 requires a minimal number of readily available, standard external components, and is available in a QFN-21 (4mmx5mm) package.

FEATURES

- \bullet Supports 60W Buck-Boost or 6A Peak lout
- Wide 4V to 36V Operating Input Voltage \bullet Range
- 1V to 23V Output Voltage Range \bullet
- 250kHz. 350kHz. or 420kHz Selectable Frequency or SYNC Input
- $12mΩ/24mΩ/14mΩ/14mΩ$ Low R_{DS(ON)} for Switches A, B, C, and D
- Selectable Frequency Spread Spectrum \bullet
- Line Drop Compensation
- Accurate Constant Current (CC) Output **Current Limit**
- I²C Interface and MTP (PMBus \bullet Compatible):
	- PFM/PWM Mode, Current Limit, Output \circ Voltage, Frequency Spread Spectrum, and Line Drop Compnsation
	- CRC Calculation for MTP Integrity
- **Load-Shedding Alert** \bullet
- **EN Shutdown Active Discharge**
- Available in a QFN-21 (4mmx5mm) Package with Wettable Flanks

APPLICATIONS

- USB Type-C with PD Charging Only Ports
- 12V Bus Voltage Supplies
- **Wireless Charging** \bullet

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION

ORDERING INFORMATION

* For Tape & Reel, add suffix -Z (e.g. MP4245GVE-xxxx-Z).

** "xxxx" is the configuration code identifier for the register setting stored in the MTP. Each "x" can be a hexadecimal value between 0 and F. The MP4245GVE-0000 is the default version.

TOP MARKING

MPSYWW MP4245 LLLLLL E

MPS: MPS prefix Y: Year code WW: Week code MP4245: part number LLLLLL: Lot number E: Wettable lead flank

EVALUATION KIT EVKT-MP4245

EVKT-MP4245 kit contents (items below can be ordered separately):

Order directly from MonolithicPower.com or our distributors.

PACKAGE REFERENCE

PIN FUNCTIONS

ABSOLUTE MAXIMUM RATINGS (1)

ESD Ratings (4)

Recommended Operating Conditions⁽⁵⁾

Thermal Resistance θ JA θ_{JC}

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) About the details on the EN pin's absolute maximum rating. see the Enable Control (EN) section on page 18.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-toambient thermal resistance, θ_{JA} , and the ambient temperature, T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) HBM, per JEDEC specification JESD22-A114; CDM, per JEDEC specification JESD22-C101, AEC specification AEC-Q100-011. JEDEC document JEP155 states that 500V HBM allows for safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. HBM with regard to GND.
- 5) The device is not guaranteed to function outside of its operating conditions.
- 6) Measured on EV4245-VE-00A, 4-layer PCB, 55mmx55mm.
- Measured on JESD51-7, 4-layer PCB. The value of θ_{JA} given 7) in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, V_{EN} = 5V, T_J = -40°C to +125°C, typical value is tested at T_J = 25°C, unless otherwise noted.

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{EN} = 5V, T_J = -40°C to +125°C, typical value is tested at T_J = 25°C, unless otherwise noted.

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{EN} = 5V, T_J = -40°C to +125°C, typical value is tested at T_J = 25°C, unless otherwise noted.

Notes:

8) Guaranteed by characterization testing.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 12V, V_{OUT} = 5V, L = 4.7µH, forced PWM mode, T_A = 25°C, unless otherwise noted.

MP4245 Rev. 1.0 10/19/2021

MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. @ 2021 MPS. All Rights Reserved.

 V_{IN} = 12V, V_{OUT} = 5V, L = 4.7µH, forced PWM mode, T_A = 25°C, unless otherwise noted.

 V_{IN} = 12V, V_{OUT} = 5V, L = 4.7µH, forced PWM mode, T_A = 25°C, unless otherwise noted.

Output Ripple V_{IN} = 12V, V_{OUT} = 5V, I_{OUT} = 3A, PWM mode

Output Ripple

CH₁:

 V_{IN} = 12V, V_{OUT} = 5V, L = 4.7µH, forced PWM mode, T_A = 25°C, unless otherwise noted.

I²C Operation On

²C Operation Off

 V_{IN} = 12V, V_{OUT} = 5V, I_{OUT} = 0A

 V_{IN} = 12V, V_{OUT} = 5V, L = 4.7µH, forced PWM mode, T_A = 25°C, unless otherwise noted.

Output Voltage Transition

 $V_{IN} = 12V$, $V_{OUT} = 5V$ to 20V, $I_{OUT} = 3A$

Output Voltage Transition

Output Voltage Transition

 V_{IN} = 12V, V_{OUT} = 20V to 5V, I_{OUT} = 3A

Short Circuit Protection Recovery

 V_{IN} = 12V, V_{OUT} =5V, I_{OUT} = 3A, 500ms hiccup off

V_{IN} = 12V, V_{OUT} = 5V, L = 4.7µH, forced PWM mode, T_A = 25°C, unless otherwise noted.

CRL Load OCP

 $V_{IN} = 12V$, $V_{OUT} = 5V$, CC current limit = 3A, ramp up CRL load slowly

OVP Entry V_{IN} = 12V, V_{OUT} = 5V, I_{OUT} = 0A, Force 7V on Vout

200ms/div.

Load Transient Response

 V_{IN} = 12V, V_{OUT} = 5V, I_{OUT} = 1.5A to 3A, no line drop compensation

MP4245 Rev. 1.0 10/19/2021

FUNCTIONAL BLOCK DIAGRAM

Figure 2: Functional Block Diagram

OPERATION

The MP4245 is a buck-boost converter with four integrated power MOSFET switches. The device can deliver up to 6A of output current at certain input voltage supply ranges, with excellent load and line regulation.

The MP4245 works with fixed-frequency control logic to provide fast transient response for all operation modes: buck, boost, and buck-boost. There is one special buck-boost control strategy that provides high efficiency across the full input voltage range, and smooths the transient response between different modes.

Buck-Boost Operation

The MP4245 can regulate the output voltage (V_{OUT}) above, below, or equal to the input voltage (V_{IN}) . Figure 3 shows a buck-boost power structure with one inductor and four switches (SWA, SWB, SWC, and SWD).

Figure 3: Buck-Boost Topology

Buck mode, boost mode, and buck-boost mode can have different V_{IN} inputs (see Figure 4).

Figure 4: Buck-Boost Operation Range

Buck Mode ($V_{IN} > V_{OUT}$)

When V_{IN} exceeds V_{OUT} , the MP4245 works in buck mode. In buck mode, switch A (SWA) and switch B (SWB) switch for buck regulation. Meanwhile, switch C (SWC) is off, and switch D (SWD) stays on to conduct the inductor current.

In each cycle, SWA turns on to conduct the inductor current. SWA remains on until the inductor current reaches the COMP voltage (V_{COMP}) through R_{SENSE}, then SWB turns on with a calculated off time to conduct the inductor current. An internal oscillator controls the SWA off time to maintain a fixed frequency. The COMP signal is an error amplifier (EA) output from the V_{OUT} feedback and internal FB reference voltage. This means that V_{COMP} controls the inductor current to supply the output terminal voltage. Figure 5 shows the buck mode waveform.

Figure 5: Buck Waveform

Boost Mode ($V_{IN} < V_{OUT}$)

When V_{IN} is significantly lower than V_{OUT} , the MP4245 works in boost mode. In boost mode, SWC and SWD switch for the boost regulation. SWB is off, and SWA remains on to conduct the inductor current.

In each cycle, SWC turns on to conduct the inductor current. When the inductor current rises and triggers the control signal on COMP, SWC turns off and SWD turns on. SWC turns off for a fixed off time before turning on again, and SWD turns on for the current freewheel. An internal oscillator controls the SWC off time to maintain a fixed frequency. Then SWC turns on and off repeatedly to regulate the current to match the COMP signal. The COMP voltage controls the inductor current to supply the output terminal voltage in boost mode. Figure 6 shows the boost work waveform.

Figure 6: Boost Waveform

Buck-Boost Mode ($V_{IN} \approx V_{OUT}$)

When V_{IN} is almost equal to V_{OUT} , the converter cannot provide enough energy to the load in buck mode due to SWA's minimum off time. In boost mode, the converter supplies too much power to the load due to SWC's minimum on time. Under these conditions, the MP4245 adopts buck-boost control to regulate the output (see Figure 7).

Figure 7: Buck-Boost Waveform

If V_{IN} is almost equal to V_{OUT} , buck-boost mode activates. The MOSFET turn-on sequence is as follows:

- 1. SWA and SWC
- 2. SWA and SWD
- 3. SWD and SWB

Through this process, the inductor current can reach the COMP voltage requirement, and supply enough current to the output.

The SWA and SWD turn-on time is fixed to about 50% of the buck-boost operation frequency. If buck mode nearly reaches the minimum off time, the IC enters buck-boost mode. If V_{IN} is about 15% above V_{OUT} in buck-boost mode, the IC changes to buck mode. If V_{IN} is about 10% below V_{OUT}, the IC enters boost mode. When boost mode nearly reaches the minimum on time, the IC enters buck-boost mode.

Enable Control (EN)

The MP4245 has enable (EN) control. The EN pin has two thresholds. The first threshold is when $EN > 0.7V$, and VCC is enabled. The second threshold is when $EN > 1.6V$, and the chip starts to operate normally. The EN pin is clamped internally using a 10V series Zener diode (see Figure 8). Connect the EN input pin through two resistor dividers to the V_{IN} supply and GND. The EN rising threshold is 1.6V, so V_{IN} must exceed 6.05V to enable the circuit. If the

EN pin is directly connected to VIN when V_{IN} exceeds 6V, do not add a capacitor exceeding 1nF to EN.

Figure 8: EN Internal Circuit

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors the input voltage. The UVLO rising threshold is 3.3V; its falling threshold is 3.0V.

Internal Soft Start (SS)

Soft start (SS) prevents the converter's output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates an SS voltage (V_{SS}) that ramps up from 0V to 5V. When V_{SS} is below the reference voltage (V_{REF}), the error amplifier uses V_{SS} as the reference. When V_{SS} exceeds V_{REF}, the error amplifier uses V_{REF} as the reference.

If the output of the MP4245 is pre-biased to a certain voltage during start-up, the IC disables the switching of both the high-side and low-side MOSFETs until the voltage on the internal SS capacitor exceeds the internal feedback voltage.

Constant Current (CC) Mode Over-Current-Protection (OCP)

The MP4245 senses the ground current with the ISENS+ and ISENS- pins. If I_{OUT} exceeds the set current limit threshold, the MP4245 enters constant current (CC) limit mode. In this mode, the current amplitude is limited. As the load resistance is reduced, the output voltage drops until the feedback voltage falls below the undervoltage (UV) threshold.

If a UV condition is triggered and soft start is ready, the MP4245 enters hiccup mode to periodically restart the part. This protection mode is especially useful when the output is deadshorted to ground. This greatly reduces the

average short circuit current, alleviates thermal issues, and protects the regulator. Once the over-current (OC) condition is removed. the MP4245 exits hiccup mode and resumes normal operation.

When V_{OUT} is set above 6.4V, the MP4245's hiccup UV threshold is about 2.7V. When V_{OUT} is set below 6.4V, the hiccup UV threshold is about 50% of the feedback reference value.

Peak and Valley Current Limit

Besides the output CC limit, the MP4245 also has an SWA peak and SWB valley current limit. The peak current limit is related to the CC limit set-up. When the CC limit increases, the peak current limit increases as well. The valley current limit is fixed, and does not change with the CC limit.

In buck mode and buck-boost mode, both the SWA peak current limit and valley current limit are functional.

In boost mode, only the SWA peak current limit is monitored. In this scenario, the SWA peak current limit is about 23A when $V_{IN} = 5V$. V_{OUT} = 20V, I_{OUT} = 3A, f_{SW} = 420kHz, and the CC limit = 3.6A.

Output Over-Voltage Protection (OVP)

The MP4245 has output over-voltage protection (OVP). If the output exceeds 121% of V_{RFF}, all switches (SWA, SWB, SWC, and SWD) turn off. The discharge path from OUT to ground turns on. When the FB voltage drops to 110% of VREF, the IC resumes normal operation.

Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating MOSFET driver. This floating driver has its own under-voltage lockout (UVLO) protection. The UVLO rising threshold is 2.2V, with a 150mV hysteresis. The BST1 capacitor voltage is regulated internally by VCC through D2, M1, and C4. The BST2 capacitor voltage is regulated internally by VCC through D3, M2, and C5 (see Figure 9).

Figure 9: Internal Bootstrap Charging Circuit

In buck mode, S2 always turns on, and BST2 is charged up by BST1; in boost mode, S1 always turns on, and BST1 is charged up by BST2.

Start-Up and Shutdown

If both VIN and EN exceed their respective thresholds, the chip is enabled. The reference block starts first, generating a stable reference voltage and current. Then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Several events can shut down the chip: EN going low, VIN going low, thermal shutdown, and an OPERATION off command being received via the I²C. During shutdown, the signaling path is blocked to avoid any fault triggering. Then the COMP voltage and the internal supply rail are pulled down. The floating driver is not subject to this shutdown command.

Start-Up Timing for USB PD Applications

If the EN pin is high, the MP4245 powers up VCC, but the default I²C operation bit (OPERATION) is set to off for the MP4245-0000.

When a sink device is plugged in, the PD controller sends the I²C a command to set OPERATION to on.

EN Shutdown Discharge

If the EN pin is pulled low or OPERATION is set to off, all switches (SWA, SWB, SWC, and SWD) turn off. Then the device turns on a 150 Ω discharge resistor that is connected from OUT to GND. The discharge path stays on until the FB voltage falls below 50mV.

Gate Pin Logic Table

Table 1 on page 20 shows the GATE pin's logic table. The secondary current limit is about 20A through a current-sense resistor.

Configurable Frequency

There are three configurable frequencies: 250kHz, 350kHz, and 420kHz. The frequency can be synchronized to 250kHz, 350kHz, or 420kHz with a ±20% tolerance. When synchronized to a certain frequency, the device's default switching frequency should be set at the same level (e.g. float the FREQ pin). To set f_{sw} to 350kHz, use a 350kHz $(\pm 20\%)$ clock to sync the device.

Frequency Spread Spectrum

If the DITHER ENABLE bit is set to 1, the device has a spread spectrum functionality at 250kHz, 350kHz, or 420kHz. The purpose of spread spectrum is to minimize the peak emissions at specific frequencies.

The MP4245 uses a 4kHz triangle wave (125µs) rising, 125µs falling) to modulate the internal oscillator. Spread spectrum operation's frequency span is $\pm 12\%$ of the three available frequencies.

The spread spectrum function is determined by the internal I²C register setting. When frequency spread spectrum is enabled, the frequency sync input is automatically disabled.

Output Line Drop Compensation

The MP4245 can compensate an output voltage drop, such as high impedance caused by a long trace, to keep a fairly constant load-side voltage.

The device uses the load current sensed through R_{SENSE} to sink a current (I_{COMP}) on the FB pin (see Figure 10).

Figure 10: Sinking a Current on FB

 I_{COMP} can be calculated with Equation (1):

$$
I_{\text{COMP}} = G \times I_{\text{OUT}} \tag{1}
$$

Then V_{OUT} can be estimated with Equation (2):

$$
V_{\text{OUT}} = \left(\frac{R_1}{R_2} + 1\right) \times V_{\text{REF}} + R_1 \times G \times I_{\text{OUT}} \quad (2)
$$

This means that the line drop compensation amplitude under certain output current conditions is equal to $R_1 \times G \times I_{\text{OUT}}$.

G is the fixed internal gain, but it can be configured by the I^2C . R_1 can also be used to adjust the line drop compensation amplitude.

SYSTEM

Load-Shedding vs. Temperature

The MP4245 monitors the die temperature and alerts the host if a certain thermal threshold is reached. The remaining work is done by a PD controller. For example, the PD controller sends out a new source capability message to lower the output power.

The load-shedding temperature threshold can be configured though the I²C and MTP via the MFR OT WARN LIMIT register.

Thermal Shutdown (TSD)

Thermal shutdown (TSD) prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 160°C, the entire chip shuts down. When the temperature falls below its lower threshold, (typically 140°C), the chip is enabled and resumes normal operation. The TSD threshold can be configured via the I²C and MTP.

ALT Indication

The ALT pin is pulled low if a fault or warning event is triggered. If the related STATUS_MASK register is set to 1, the ALT pin does not respond or pull low if a fault or warning event occurs. Send a byte to the CLEAR_FAULT (0x03) register to reset the STAUS register value and the ALT pin status. If the fault or warning is still present, the alert cannot be cleared (see Figure 11).

Figure 11: ALT Pin Behaviors

²C Timing

The I²C is active once VIN and EN both are exceed their under-voltage lockout (UVLO) thresholds.

PMBUS INTERFACE

PMBus Serial Interface Description

The power management bus (PMBus) is an open standard power management protocol that defines a means of communicating with power converters and other devices.

The PMBus is a two-wire, bidirectional serial interface, consisting of a data line (SDA) and a clock line (SCL). When idle, the lines are pulled to an external bus voltage. When connecting to the lines, a master device generates an SCL signal and device address, then arranges the communication sequence. This is based on I²C operation principles.

Start and Stop Conditions

The start and stop conditions are signaled by the master device, and signify the beginning and end of a PMBus transfer, respectively. The start condition (S) is defined as the SDA signal transitioning from high to low while the SCL is high. The stop condition (P) is defined as the SDA signal transitioning from low to high while the SCL is high (see Figure 12).

The master then generates the SCL clocks, andtransmits the device address and the read/write direction bit (R/W) on the SDA. Data is transferred in 8-bit bytes by the SDA. Each byte of data is followed by an acknowledge (ACK) bit.

PMBus Update Sequence

The MP4245 requires a start condition, valid PMBus address, register address byte, and a data byte for a single data update. The device acknowledges that is has received each byte by pulling the SDA line low during the high period of a single clock pulse. A valid PMBus address selects the MP4245. The device performs an update on the falling edge of the LSB byte.

PMBus Bus Message Format

Figure 13 shows different PMBus operations. Unshaded cells indicate that the bus host is driving the bus actively, and shaded cells indicate that the MP4245 is driving the bus. The symbols are defined below:

- $S = Start condition$
- $Sr = Repeated start condition$
- $P =$ Stop condition
- $R = Read bit$
- $W = Write bit$
- $A = Acknowledge bit (0)$
- $A = Acknowledge bit (1)$

"A" represents the acknowledge (ACK) bit. The ACK bit is typically active low (logic 0) if the transmitted byte is received successfully by a device.

Figure 12: Data Transfer across the PMBus

Figure 13: PMBus Message Format

REGISTER DESCRIPTION

I²C/PMBus Register⁽⁹⁾

Note:

9) The default register value is based on MP4245-0000.

PMBUS COMMAND INTRODUCTION

Linear16 (L16) and Linear11 (L11) Data Formats

Linear 16 format is used for the V_{OUT} command. For more details, see Figure 14 and the description below.

Figure 14: Linear16 Format

The Mode bits are set to 000b. The voltage can be calculated with Equation (3):

١

$$
Voltage = V \times 2^N
$$
 (3)

Where Voltage is the parameter of interest (in V); V is a 16-bit unsigned binary integer; and N is a 5-bit, two's complement binary integer.

Linear11 format is used for other commands, such as the Vout scale loop and temperature monitoring. For more details, see Figure 15 and the description below.

Figure 15: Linear11 Format

The relationship between Y, N, and the real-world value can be calculated with Equation (4):

$$
X = Y \times 2^N \tag{4}
$$

Where X is the real-world value, Y is an 11-bit, two's complement integer, and N is a 5-bit, two's complement integer.

Devices that use linear format must accept and be able to process any value of N.

OPERATION

The OPERATION command configures the converter's operation state.

CLEAR FAULTS

The CLEAR FAULTS command clears any fault bits that have been set. This command clears all bits in all status registers simultaneously. If the device is asserting the ALT signal at the same time, the device clears its ALT signal output.

The CLEAR FAULTS command does not cause any unit that has latched off for a fault condition to restart. If the fault is still present when the bit is cleared, then the fault bit is immediately set again and the host is notified. This command is write-only. There is no data byte for this command.

WRITE PROTECT

The WRITE PROTECT command controls writing to the PMBus device. The intent of this command is to prevent accidental changes. All supported commands may have their parameters read, regardless of the WRITE PROTECT settings.

STORE USER ALL

The STORE_USER_ALL command instructs the PMBus device to copy the entire contents of the operating memory (1²C register) to the matching locations in the MTP (non-volatile user store memory). Any items in operating memory that do not have matching locations in the user store are ignored.

The output is initially turned off during this operation. After MTP configuration is complete, the device starts up. While storing user memory to MTP, the device initiates a cyclic redundancy check (CRC) calculation, and stores the CRC check result in a 1-byte MTP cell. The MTP can be configured two times. V_{IN} must exceed 6.5V for MTP configuration.

This command is write-only. There is no data byte for this command.

RESTORE_USER_ALL

The RESTORE USER ALL command instructs the PMBus device to copy the entire contents of the nonvolatile user store memory (MTP) to the matching locations in the operating memory (I²C register). The values in the operating memory are overwritten by the value retrieved from the user store. Any items in user store that do not have matching locations in the operating memory are ignored.

The RESTORE USER ALL command can be used even if the device is never configured by the MTP. While restoring MTP data to user memory, the device initiates a CRC calculation, and compares the calculated result with the stored CRC result in the MTP cell. The MTP value is restored to the operating memory only when the values match. After the RESTORE_USER_ALL process is complete, set the

OPERATION command to off. Set it to on again to refresh the register value. This command is write-only. There is no data byte for this command.

VOUT MODE

The MP4245 only supports linear mode. The MODE bits are set to 000b by default. N is fixed to -10.

VOUT COMMAND

The VOUT_COMMAND command sets the output voltage. It follows the Linear16 linear data format. The I²C voltage scaling slew rate is fixed to 0.04mV/µs (V_{REF}). V_{OUT} can be calculated with Equation (5):

> $V_{\text{OUT}} = V_{\text{REF}}$ x feedback ratio (5)

Where the feedback ratio can be estimated with Equation (6):

$$
Feedback ratio = (R1 + R2) / R2
$$
 (6)

The maximum V_{OUT} command is 0x5800.

 V_{OUT} (in V) can be calculated with Equation (7):

$$
V_{\text{OUT}}(V) = V \times 2^{-10} \tag{7}
$$

Where V is a 16-bit, unsigned binary integer of VOUT_COMMAND, bits[15:0], K is related to the feedback ratio, and the output resolution (or minimum step) is 0.8mV / K.

For example, if the feedback resistor ratio is $V_{\text{OUT}}/V_{\text{FB}} = 12.5$, then K = 1 / 12.5 = 0.08, and the output resolution is 10mV. The internal reference voltage is equal to V_{OUT} x K. The internal reference voltage ranges between 0.1V and 1.63V, with a 0.8mV step.

VOUT SCALE LOOP

In typical devices, the output voltage (V_{OUT}) is sensed through a voltage resistor divider (see Figure 16). The resistor divider reduces or scales V_{OUT} so that when V_{OUT} is correct, the value supplied to the control circuit is equal to the reference voltage. This command has 2 data bytes encoded in Linear11 format. This value is unitless.

Figure 16: Output Voltage Sensing

The V_{OUT} scale loop can be estimated with Equation (8):

 V_{OUT} scale loop = $X \times 2^{-10}$

 (8)

Where X is an 11-bit, unsigned binary integer of VOUT_SCALE_LOOP, bits[10:0]; the V_{OUT} scale loop = R2 / (R1 + R2), and is the reciprocal of the V_{OUT} scale loop (the default value is 0.08).

If another feedback ratio is used, set VOUT SCALE LOOP to the new value accordingly.

The feedback ratio should be determined based on the required V_{OUT} resolution. The MP4245's internal reference voltage ranges between 0.1V and 1.638V, with 0.8mV per step. If a 10mV V_{OUT} resolution is required, the feedback ratio should be 10mV / $0.8 \text{mV} = 12.5$. Then VOUT SCALE LOOP = 1 / 12.5, or 0.08. The adjustable V_{OUT} range is (0.1V to 1.638V) x 12.5, meaning it is between 1.25V and 20.47V.

If the maximum output voltage is 21V in a USB PD application, the feedback ratio can be set to 0.0638 $(R1 = 90.9k\Omega, R2 = 6.2k\Omega)$ for a larger output range.

The V_{OUT} scale loop value must match the real output feedback resistor divider value.

STATUS BYTE

The STATUS BYTE command returns 1 byte of information with a summary of the most critical fault statuses.

STATUS WORD

The STATUS_WORD command returns 2 bytes of information with a summary of the MP4245's fault conditions. Based on the information in these bytes, the host can obtain more information by reading the associated status registers.

The lower byte (8 bits) of STATUS WORD shares its register with the STATUS BYTE command.

The OFF and PG_STATUS# bits are an exception, as they do not remain set. Instead, these bits always reflect the current state of the device or the power good signal (if present).

STATUS_VOUT

The STATUS_VOUT command returns 1 data byte that indicates whether an output under-voltage (UV) or over-voltage (OV) warning or fault has occurred.

STATUS_INPUT

The STATUS_INPUT command returns one data byte that indicates whether an input under-voltage (UV) or over-voltage (OV) warning or fault has occurred.

STATUS_TEMPERATURE

The STATUS_TEMPERATURE command returns 1 data byte with information about over-temperature (OT) conditions.

STATUS CML

The STATUS_CML command returns one data byte that indicates if certain faults have occurred.

READ VOUT

The READ_VOUT command returns the measured output voltage (V_{OUT}) . When generating the value reported in response to the READ VOUT command, the internal DAC-sensed FB pin value should be divided by VOUT SCALE LOOP.

 V_{OUT} (in V) can be calculated with Equation (9):

$$
V_{\text{OUT}}(V) = V \times 2^{-10}
$$
 (9)

Where V is a 16-bit, unsigned binary integer of READ VOUT, bits[15:0]. The internal FB ADC sample resolution is 1.6mV/LSB.

In auto-PFM/PWM mode, the user should send the READ_VOUT command twice to obtain the most recent V_{OUT} value. For the most accurate reading, it is recommended to take the average of at least 5 readings.

READ IOUT

The READ_IOUT command returns the measured output current (I_{OUT}) (in A).

 I_{OUT} (in A) can be calculated with Equation (10):

$$
_{\text{OUT}}\left(\mathsf{A}\right) =\mathsf{Y}\times2^{-6}\tag{10}
$$

Where Y is an 11-bit, unsigned binary integer of READ_IOUT, bits[10:0]. The internal current-sense ADC sample resolution is 8mA/LSB. For the most accurate reading, it is recommended to take the average of at least 5 readings

READ VIN

The READ_VIN command returns the measured input voltage (V_{IN}) .

 V_{IN} (in V) can be calculated with Equation (11):

$$
V_{IN} (V) = Y \times 2^{-4}
$$
 (11)

Where Y is a 11-bit, unsigned binary integer of READ_VIN, bits[10:0]. The internal V_{IN} ADC-sample resolution is 1.6mV/LSB. For the most accurate reading, it is recommended to take the average of at least 5 readings.

READ_TEMPERATURE

The READ_TEMPERATURE command returns the IC's silicon temperature.

The READ_TEMPERATURE value (in °C) can be estimated with Equation (9):

READ_TEMPERATURE (°C) = Y x 2-1

 (9)

Where Y is an 11-bit, two's complement integer of READ_TEMPERATURE, bits[10:0].

The internal sample resolution is 0.5°C/LSB. For the most accurate reading, it is recommended to take the average of at least 5 readings.

MFR COMMAND DESCRIPTION

I²C Register Map

²C Slave: ADDRESS

The ADD pin sets the I²C slave address (see Table 2). There is 20µA current source on the ADD pin.

MFR_MODE_CTRL

Address: 0xD0 Reset value: Set by the MTP Type: R/W

MFR_CURRENT_LIMIT

Address: 0xD1 Reset value: Set by the MTP Type: R/W

The MFR_CURRENT_LIMIT command sets the buck-boost output constant current (CC) limit threshold.

The real-world IOUT_OC (in A) can be calculated with Equation (10):

$$
IOUT_OC (A) = IOUT_LIM \times 0.05
$$
 (10)

Where IOUT_LIM is an 8-bit, unsigned binary integer of IOUT_LIM, bits D[7:0], and the IOUT_OC resolution (also called the minimum step) is 50mA. The maximum value is 6.35A. Normal performance cannot be guaranteed beyond this range.

The output current is sensed from the ground sensing resistor (typically $20m\Omega$). Then the sensed signal is used for the output current limit. Choose the correct ground-sense resistance to set the current limit threshold.

MFR_LINE_DROP_COMP

Address: 0xD2 Reset value: Set by the MTP Type: R/W

The MFR_LINE_DROP_COMP command sets V_{DRV} and the current gain from I_{OUT} to the FB sink current.

Line drop compensation is related to the current-sense resistor. It is only valid when V_{OUT} exceeds 5V. The V_{OUT} read operation does not include line drop compensation.

MFR_OT_FAULT_LIMIT

Address: 0xD3 Reset value: Set by the MTP Type: R/W

The MFR OT FAULT LIMIT command sets the thermal shutdown trigger threshold.

MFR_OT_WARN_LIMIT

Address: 0xD4 Reset value: Set by the MTP Type: R/W

The MFR_OT_WARN_LIMIT command sets the thermal warning trigger threshold, and has a 20°C recovery hysteresis.

MFR_CRC_ERROR_FLAG

Address: 0xD5 Reset value: Set by the MTP Type: Read-only

MFR_MTP_CONFIGURATION_CODE

Address: 0XD6 Reset value: Set by the MTP Type: Read-only

MFR_MTP_REVISION_NUMBER

Address: 0XD7 Reset value: Set by the MTP Type: Read-only

MFR_STATUS_MASK

Address: 0xD8 Reset value: Set by the MTP Type: R/W

This register only can mask the ALT pin behavior. The STATUS register still indicates each event.

APPLICATION INFORMATION

COMPONENT SELECTION

Selecting the Inductor

In a buck-boost topology, the inductor must support buck applications with the maximum input voltage and boost applications with the minimum input voltage. Two critical inductance values can be estimated according to the buck mode and boost mode current ripples with Equation (11) and Equation (12), respectively:

$$
L_{\text{MIN-BUCK}} = \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(MAX)}} \times f_{\text{REO}} \times \Delta I_{\text{I}}}
$$
(11)

$$
L_{\text{MIN-BOOST}} = \frac{V_{\text{IN(MIN)}} \times (V_{\text{OUT}} - V_{\text{IN(MIN)}})}{V_{\text{OUT}} \times f_{\text{REG}} \times \Delta I_{L}}
$$
 (12)

Where f_{REQ} is the switching frequency, and ΔI_L is the peak-to-peak inductor current ripple.

As a rule of thumb, the peak-to-peak ripple can be set within 1A to 3A of the inductor current. In addition to the inductance value, the inductor must support the peak currents to avoid saturation. Calculate this value with Equation (13) and Equation (14) for buck and boost mode, respectively:

$$
I_{\text{PEAK-BUCK}} = I_{\text{OUT}} + \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{2 \times V_{\text{IN(MAX)}} \times f_{\text{REO}} \times L}
$$
(13)

$$
I_{\text{PEAK-BOOST}} = \frac{V_{\text{OUT}} \times I_{\text{OUT}}}{\eta \times V_{\text{IN(MIN)}}} + \frac{V_{\text{IN(MIN)}} \times (V_{\text{OUT}} - V_{\text{IN(MIN)}})}{2 \times V_{\text{OUT}} \times f_{\text{REQ}} \times L}
$$
(14)

Where n is the estimated efficiency of the MP4245.

Selecting the Input and Output Capacitor

It is recommended to use ceramic capacitors plus an electrolytic capacitor for input and output capacitors. This filters the input and output ripple current and helps achieve stable operation.

Since the input capacitor absorbs the input current. it requires sufficient switching capacitance. For a 15V/3A application, a 100µF electrolytic capacitor, two 4.7µF ceramic capacitors, 0.1µF ceramic capacitor, and a 1µF ceramic capacitor are sufficient.

The output capacitor stabilizes the DC output voltage. Low-ESR capacitors with sufficient capacitance are recommended to limit the output voltage ripple. For a 15V/3A application, it is recommended to use a 100µF, low-ESR $(\leq 160 \text{m}\Omega)$, aluminum, electrolytic, or polymer capacitor; two 4.7µF ceramic capacitors; a 10µF ceramic capacitor; a 0.1µF ceramic capacitor; and a 1µF ceramic capacitor.

The input and output ceramic capacitors must be placed as close as possible to the device.

Table 3 lists the recommended input and output capacitors for different output power ratings, and also includes detailed descriptions for the capacitors.

Maximum Output	Input Capacitor (CIN)	Output Capacitor (C _{OUT})
20V/2.25A	47μ F + 2 x 4.7 μ F + 0.1 μ F + 1 μ F	$100 \mu F + 2 \times 4.7 \mu F + 0.1 \mu F + 10 \mu F + 1 \mu F$
	47µF: Electrolytic capacitor, 50V 4.7µF: Ceramic capacitor, 25V 100nF: Ceramic capacitor, 50V	100 μ F: Hybrid, 25V, 20m Ω 4.7µF: Ceramic capacitor, 16V 10µF: Ceramic capacitor, 50V
15V/3A	$47 \mu F + 2 \times 4.7 \mu F + 0.1 \mu F + 1 \mu F$	100μ F + 2 x 4.7 μ F + 0.1 μ F + 10 μ F + 1 μ F
	47µF: Electrolytic capacitor, 50V 4.7µF: Ceramic capacitor, 25V 100nF: Ceramic capacitor, 50V	100 μ F: Hybrid, 25V, 20m Ω 4.7µF: Ceramic capacitor, 16V 10µF: Ceramic capacitor, 50V
9V/3A	$47 \mu F + 2 \times 4.7 \mu F + 0.1 \mu F + 1 \mu F$	$100 \mu F + 2 \times 4.7 \mu F + 0.1 \mu F + 1 \mu F$
	47µF: Electrolytic capacitor, 50V 4.7µF: Ceramic capacitor, 25V 100nF: Ceramic capacitor, 50V	100μF: Hybrid capacitor, 16V, 20mΩ 4.7µF: Ceramic capacitor, 16V
5V/3A	$4 \times 10 \mu$ F + 2 x 4.7 μ F + 0.1 μ F + 1 μ F	$100 \mu F + 4.7 \mu F + 0.1 \mu F + 1 \mu F$
	4x10µF: Ceramic capacitor, 25V 4.7µF: Ceramic capacitor, 25V 100nF: Ceramic capacitor, 50V	100μF: Hybrid capacitor, 6.3V, 20mΩ 4.7µF: Ceramic capacitor, 6.3V

Table 3: Recommended C_{IN} and C_{OUT} Values for Different Output Power Ratings

MP4245 - 36V, 6A PEAK, BUCK-BOOST CONVERTER WITH I²C INTERFACE

PCB Layout Guidelines

Efficient PCB layout is critical for standard operation and thermal dissipation. For the best results, refer to Figure 17 and follow the quidelines below:

- 1. Use short, direct, and wide traces to connect OUT.
- 2. Add vias to GND after the output filter if required.
- 3. Place a large copper plane on PGND. Add multiple vias to improve thermal dissipation.
- 4. Connect AGND to PGND.
- 5. To improve EMI performance, place two ceramic input decoupling capacitors as close as possible to IN and PGND, and place a decoupling ceramic capacitor close to OUT and PGND.
- 6. Place the input filter on the bottom layer to further improve EMI performance.
- 7. Place the VCC decoupling capacitor as close as possible to VCC.
- 8. Use a Kelvin connection for the output current-sense traces (ISENS+ and ISENS-).

Top Layer

Bottom Layer Figure 17: Recommended PCB layout

TYPICAL APPLICATION CIRCUITS

Figure 18: V_{IN} = 12V, V_{OUT} = 3.3V to 21V for USB PD Applications

Figure 19: $V_{IN} = 12V$, $V_{OUT} = 12V$, $I_{OUT} = 3A$ without the I²C (10) (11)

Notes:

10) Contact an MPS FAE to apply for a suffix code and modify the MTP register value.

11) When ISENS+ and ISENS- are directly connected to GND, there is no output average current limit, but the switching current limit still functions.

DEFAULT MTP REGISTER VALUES (MP4245-0000)

DEFAULT MTP REGISTER VALUES (MP4245-0001)

PACKAGE INFORMATION

QFN-21 (4mmx5mm)

TOP VIEW

SIDE VIEW

BOTTOM VIEW

 $\frac{50}{2}$ 0.50 0.00 0.50 50 2.80 1.95 1.40 0.30 0.70 0.00 0.70 1.40 1.95 2.80 0.50 0.25

RECOMMENDED LAND PATTERN

NOTE:

1) LAND PATTERNS OF PINS 1-3 AND PIN12-13 HAVE THE SAME LENGTH AND WIDTH. 2) ALL DIMENSIONS ARE IN MILLIMETERS. 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX. 4) JEDEC REFERENCE IS MO-220. 5) DRAWING IS NOT TO SCALE.

CARRIER INFORMATION

REVISION HISTORY

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Switching Voltage Regulators](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/power-management-ics/voltage-regulators-voltage-controllers/switching-voltage-regulators) *category:*

Click to view products by [Monolithic Power Systems](https://www.xonelec.com/manufacturer/monolithicpowersystems) *manufacturer:*

Other Similar products are found below :

[FAN53610AUC33X](https://www.xonelec.com/mpn/onsemiconductor/fan53610auc33x) [FAN53611AUC123X](https://www.xonelec.com/mpn/onsemiconductor/fan53611auc123x) [EN6310QA](https://www.xonelec.com/mpn/enpirion/en6310qa) [160215](https://www.xonelec.com/mpn/teconnectivity/160215) [R3](https://www.xonelec.com/mpn/commscope/r3) [KE177614](https://www.xonelec.com/mpn/khatod/ke177614) [FAN53611AUC12X](https://www.xonelec.com/mpn/onsemiconductor/fan53611auc12x) [MAX809TTR](https://www.xonelec.com/mpn/analogdevices/max809ttr) [NCV891234MW50R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv891234mw50r2g) [AST1S31PUR](https://www.xonelec.com/mpn/stmicroelectronics/ast1s31pur) [NCP81203PMNTXG](https://www.xonelec.com/mpn/onsemiconductor/ncp81203pmntxg) [NCP81208MNTXG](https://www.xonelec.com/mpn/onsemiconductor/ncp81208mntxg) [PCA9412AUKZ](https://www.xonelec.com/mpn/nxp/pca9412aukz) [NCP81109GMNTXG](https://www.xonelec.com/mpn/onsemiconductor/ncp81109gmntxg) [NCP3235MNTXG](https://www.xonelec.com/mpn/onsemiconductor/ncp3235mntxg) [NCP81109JMNTXG](https://www.xonelec.com/mpn/onsemiconductor/ncp81109jmntxg) [NCP81241MNTXG](https://www.xonelec.com/mpn/onsemiconductor/ncp81241mntxg) [NTE7223](https://www.xonelec.com/mpn/nte/nte7223) [NTE7222](https://www.xonelec.com/mpn/nte/nte7222) [NTE7224](https://www.xonelec.com/mpn/nte/nte7224) [L6986FTR](https://www.xonelec.com/mpn/stmicroelectronics/l6986ftr) [MPQ4481GU-AEC1-P](https://www.xonelec.com/mpn/monolithicpowersystems/mpq4481guaec1p) [MP8756GD-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp8756gdp) [MPQ2171GJ-P](https://www.xonelec.com/mpn/monolithicpowersystems/mpq2171gjp) [MPQ2171GJ-AEC1-P](https://www.xonelec.com/mpn/monolithicpowersystems/mpq2171gjaec1p) [NJW4153U2-A-TE2](https://www.xonelec.com/mpn/nisshinbo/njw4153u2ate2) [MP2171GJ-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp2171gjp) [MP28160GC-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp28160gcz) [MPM3509GQVE-AEC1-P](https://www.xonelec.com/mpn/monolithicpowersystems/mpm3509gqveaec1p) [XDPE132G5CG000XUMA1](https://www.xonelec.com/mpn/infineon/xdpe132g5cg000xuma1) [LM60440AQRPKRQ1](https://www.xonelec.com/mpn/texasinstruments/lm60440aqrpkrq1) [MP5461GC-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp5461gcp) [NCV896530MWATXG](https://www.xonelec.com/mpn/onsemiconductor/ncv896530mwatxg) [MPQ4409GQBE-AEC1-P](https://www.xonelec.com/mpn/monolithicpowersystems/mpq4409gqbeaec1p) [S-19903DA-A8T1U7](https://www.xonelec.com/mpn/ablic/s19903daa8t1u7) [S-19903CA-A6T8U7](https://www.xonelec.com/mpn/ablic/s19903caa6t8u7) [S-19903CA-S8T1U7](https://www.xonelec.com/mpn/ablic/s19903cas8t1u7) [S-](https://www.xonelec.com/mpn/ablic/s19902baa6t8u7)[19902BA-A6T8U7](https://www.xonelec.com/mpn/ablic/s19902baa6t8u7) [S-19902CA-A6T8U7](https://www.xonelec.com/mpn/ablic/s19902caa6t8u7) [S-19902AA-A6T8U7](https://www.xonelec.com/mpn/ablic/s19902aaa6t8u7) [S-19903AA-A6T8U7](https://www.xonelec.com/mpn/ablic/s19903aaa6t8u7) [S-19902AA-S8T1U7](https://www.xonelec.com/mpn/ablic/s19902aas8t1u7) [S-19902BA-A8T1U7](https://www.xonelec.com/mpn/ablic/s19902baa8t1u7) [AU8310](https://www.xonelec.com/mpn/aurasemiconductor/au8310) [LMR23615QDRRRQ1](https://www.xonelec.com/mpn/texasinstruments/lmr23615qdrrrq1) [LMR33630APAQRNXRQ1](https://www.xonelec.com/mpn/texasinstruments/lmr33630apaqrnxrq1) [LMR36503R5RPER](https://www.xonelec.com/mpn/texasinstruments/lmr36503r5rper) [LMR36503RFRPER](https://www.xonelec.com/mpn/texasinstruments/lmr36503rfrper) [LMR36503RS3QRPERQ1](https://www.xonelec.com/mpn/texasinstruments/lmr36503rs3qrperq1) [LMR36506R5RPER](https://www.xonelec.com/mpn/texasinstruments/lmr36506r5rper)