MP8859

with I<sup>2</sup>C Interface



# DESCRIPTION

The MP8859 is a synchronous, 4-switch, integrated buck-boost converter capable of regulating the output voltage from a 2.8V to 22V wide input voltage range with high efficiency. The integrated output voltage scaling and adjustable output current limit functions meet the USB power delivery (PD) requirement.

The MP8859 uses constant-on-time (COT) control in buck mode and constant-off-time control in boost mode, providing fast load transient response and smooth buck-boost mode transient. The MP8859 provides auto PFM/PWM or forced PWM switching modes, programmable output constant current (CC) current limit, which supports flexible design for different applications.

Full protection features include over-current protection (OCP), over-voltage protection (OVP), under-voltage protection (UVP), programmable soft start, and thermal shutdown.

The MP8859 is available in a 16-pin QFN (3mmx3mm) package.

### FEATURES

 Wide 2.8V to 22V Operating Input Voltage Range

2.8 - 22V V<sub>IN</sub>, 3A I<sub>OUT</sub>, 4-Switch, Integrated Buck-Boost Converter

- 1V <sup>(1)</sup> to 20.47V Output Voltage Range (5V Default) with 10mV Resolution through I<sup>2</sup>C
- 3A Output Current or 4A Input Current
- Four Low R<sub>DS(ON)</sub> Internal Buck Power MOSFETs
- Adjustable Accurate CC Output Current Limit with Internal Sensing MOSFET via I<sup>2</sup>C
- 500kHz Switching Frequency
- Output Over-Voltage Protection (OVP) Hiccup
- Output Short-Circuit Protection (SCP) with Hiccup
- Over-Temperature Warning and Shutdown
- I<sup>2</sup>C Interface with ALT Pin
- Four Programmable I<sup>2</sup>C Addresses
- One-Time Programmable (OTP) Non-Volatile Memory
- I<sup>2</sup>C Programmable Line Drop Compensation, PFM/PWM Mode, Soft Start, OCP, etc.
- EN Shutdown Discharge Programmable
- Available in a QFN-16 (3mmx3mm) Package
- UL Certified, UL2367: E322138 UL60950-1/ UL60950-1-07: E500002-A1-CB-1

### **APPLICATIONS**

- USB PD Sourcing Ports
- Buck-Boost Bus Supplies


NOTE:

) For  $V_{OUT}$  < 3V applications, the switching frequency decreases.

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.



# **TYPICAL APPLICATION**





### **ORDERING INFORMATION**

Part Number*	Package	Top Marking
MP8859GQ-xxxx**	QFN-16 (3mmx3mm)	See Below
MP8859GQ-0000	QFN-16 (3mmx3mm)	See Below
EVKT-8859	Evaluation Kit	

\* For Tape & Reel, add suffix –Z (e.g.: MP8859GQ-XXXX–Z).

\*\* "xxxx" is the configuration code identifier for the register setting stored in the OTP. The default number is "0000". Each "x" can be a hexadecimal value between 0 and F. Please work with an MPS FAE to create this unique number, even if ordering the "0000" code. MP8859GQ-0000 is the default version.

### **TOP MARKING**

BGRY

LLL


BGR: Product code of MP8859GQ Y: Year code LLL: Lot number

### **EVALUATION KIT EVKT-8859**

EVKT-8859 Kit contents: (Items below can be ordered separately).


#	Part Number	Item	Quantity
1	EV8859-Q-00B	MP8859GQ-0000 evaluation board	1
2	EVKT-USBI2C-02	Includes one USB to I2C communication interface device, one USB cable, and one ribbon cable	1
3	Tdrive-8859	USB thumb drive that stores the GUI installation file and supplemental documents	1

#### Order direct from MonolithicPower.com or our distributors.









### **PACKAGE REFERENCE**

### ABSOLUTE MAXIMUM RATINGS (2)

Supply voltage (V <sub>IN</sub> , V <sub>OUT</sub> )
to V <sub>IN</sub> + 0.3V (26V for <10ns)
V <sub>BST1, BST2</sub> V <sub>SWx</sub> + 4V
Ven0.3V to 24V
VALT0.3V to +5.5V
All other pins0.3V to +4V
Continuous power dissipation $(T_A = +25^{\circ}C)$ (3)(5)
Junction temperature150°C
Lead temperature260°C
Storage temperature65°C to +150°C

### Recommended Operating Conditions (4)

Operation input voltage r	ange2.8V to 22V
Output voltage range	1V to 20.47V
Output current	3A continuous current
	or 4A input current
Operating junction temp.	(T <sub>J</sub> )40°C to +125°C

Thermal Resistance	θյΑ	θις
QFN-16 (3mmx3mm)		
EV8859-Q-00B <sup>(5)</sup>	26	3 °C/W
JESD51-7 <sup>(6)</sup>	50	12 °C/W

#### NOTES:

- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation produces an excessive die temperature, and the regulator goes into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on EV8859-Q-00B, 4-layer PCB, 64mmx64mm.
- 6) Measured on JESD51-7, 4-layer PCB.



OTP Items	Default Value
Output voltage	5V
IOUT_LIMIT	3.5A (For 21.5kΩ OC resistor)
Switching frequency	500kHz
Mode	Forced PWM mode
Soft start time	900µs
Line drop compensation	Vout compensates 150mV@3A lout
Output voltage discharge mode	Enabled
OCP_OVP protection mode	Hiccup
OTP configure code (ID1)	0x00

#### OTP E-Fuse Selection Table by Default (MP8859GQ-0000)



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $V_{EN}$  = 5V,  $T_J$  = -40°C to +125°C <sup>(7)</sup>, typical value is tested at  $T_J$  = +25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	lin	$V_{EN} = 0V$		0	3	μA
Supply current (quiescent)	la	Non-switching, I <sup>2</sup> C sets PFM mode		1		mA
EN rising threshold	VEN_Rising		1.04	1.10	1.16	V
EN hysteresis	VEN_Falling		65	110	160	mV
EN to ground resistance	Ren	V <sub>EN</sub> = 2V		2		MΩ
EN on to Vout > 90% delay	T <sub>Delay</sub>	See Figure 8.		900		μs
VCC regulator	Vcc		3.4	3.6	3.8	V
VCC load regulation	Vcc_log	Icc = 10mA		1		%
V <sub>IN</sub> under-voltage lockout threshold rising	Vin_uvlo		2.50	2.65	2.79	V
V <sub>IN</sub> under-voltage lockout threshold hysteresis	VUVLO_HYS		115	160	205	mV
Power Converter						
HS switch on resistance	Rdson_Hs	Switch A, D		25	40	mΩ
LS switch on resistance	Rdson_lsb	Switch B, C		21	35	mΩ
Output voltage	Vout		-1.5%	5.0	+1.5%	V
Output discharge resistance	Rdis			60	100	Ω
		$V_{EN} = 0V, V_{SW1, SW2} = 22V, T_J = +25^{\circ}C$			1	
Switch leakage	SWlkg	$V_{EN} = 0V$ , $V_{SW1, SW2} = 22V$ , $T_J = -40^{\circ}C$ to +125°C			5	μA
Oscillator frequency	Fs		-20%	500	20%	kHz
Minimum on time <sup>(8)</sup>	TON_MIN1	Switch A, B, C, D		160		ns
Maximum duty cycle	DMAX	Buck mode, FREQ = 500kHz		85		%
Minimum duty cycle	DMIN	Boost mode, FREQ = 500kHz		15		%
Protection						
Output over-voltage protection	Vovp_r		150	160	170	%
Output OVP recovery	Vovp_f		130	140	150	%
Low-side B valley limit	ILIMIT2	Switch B	6	8	10	А
Low-side C peak current limit	I <sub>LIMIT3</sub>	Switch C		10		A
	IOUT_LIM1	Vout = 5V, over 0-125°C temp range	0.85	1	1.15	А
Output average current	IOUT_LIM2	V <sub>OUT</sub> = 5V, over 0-125°C temp range	-5%	3.5	+5%	А
Output UV threshold	VUVP	20µs deglitch, UV falling	45%	50%	55%	$V_{REF}$



### ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$ ,  $V_{EN} = 5V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$  <sup>(7)</sup>, typical value is tested at  $T_J = +25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
ALT sink current capability	ALT_LOW	Sink 4mA		0.2	0.4	V
ALT leakage	ALT_LKG	V <sub>PULL</sub> = 5V			1	μA
Thermal shutdown rising threshold <sup>(8)</sup>	TSTD			150		°C
Thermal hysteresis (8)	Tstd_hys			20		°C
I <sup>2</sup> C Specification						
ADD voltage threshold 1	VADD_1	ADD pin float		60H		
ADD voltage threshold 2	$V_{\text{ADD}\_2}$	R4 = 499kΩ, R5 = 301kΩ		62H		
ADD voltage threshold 3	$V_{\text{ADD}\_3}$	R4 = 301kΩ, R5 = 499kΩ		64H		
ADD voltage threshold 4	$V_{\text{ADD}\_4}$	R4 = 100kΩ		66H		
ADD to GND pull-down resistor	Radd			2		MΩ
Input logic high	VIH	I <sup>2</sup> C pull-up VDD can be 1.8V to 5V	1.4			V
Input logic low	VIL				0.4	V
Output voltage logic low	Vout_l				0.4	V
SCL clock frequency	f <sub>SCL</sub>			400	3400	kHz
SCL high time	t <sub>HIGH</sub>		60			ns
SCL low time	t <sub>LOW</sub>		160			ns
Data set-up time	t <sub>su.dat</sub>		10			ns
Data hold time	<b>t</b> hd.dat		0	60		ns
Set-up time for (repeated) start condition	tsu.sta		160			ns
Hold time for (repeated) start condition	t <sub>HD.STA</sub>		160			ns
Bus free time between a start and a stop condition	tBUF		160			ns
Set-up time for stop condition	Tsu.sto		160			ns
Rise time of SCL and SDA	t <sub>R</sub>		10		300	ns
Fall time of SCL and SDA	t⊧		10		300	ns
Pulse width of suppressed spike	t <sub>SP</sub>		0		50	ns
Capacitance for each bus line	Св				400	pF

#### NOTES:


7) All min/max parameters are tested at  $T_J = 25^{\circ}$ C. Limits over temperature are guaranteed by design, characterization, and correlation.

8) Guaranteed by engineering sample characterization.




# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.







 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.











Recommended Maximum Iout vs. VIN and VOUT with 22µFx5 Ceramic Cout Capacitor




MP8859 Rev 1.0 7/20/2018

 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.






 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $T_A = 25^{\circ}C$ , test waveform is based on Figure 12, unless otherwise noted.





 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $T_A = 25^{\circ}C$ , test waveform is based on Figure 12, unless otherwise noted.




2ms/div.

CH4: I∟ 5A/div.

200µs/div.




 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $T_A = 25^{\circ}C$ , test waveform is based on Figure 12, unless otherwise noted.













**Steady State** Vout = 9V, load = 3A




1µs/div.




www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved.




 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $T_A = 25^{\circ}C$ , test waveform is based on Figure 12, unless otherwise noted.






#### Load Transient




CH1: Vour/AC 200mV/div. CH4: lour ZA/div.

400µs/div.


Load Transient




#### SCP Entry with Latch-Off Mode




 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $T_A = 25^{\circ}C$ , test waveform is based on Figure 12, unless otherwise noted.






**SCP Recovery with Hiccup Mode** 


# CC Current Limit Entry (Test with CV Mode of Electronic Load)








### **CC Current Limit Steady State**




### VOUT OVP with Latch-Off Mode





 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $T_A = 25^{\circ}C$ , Test waveform is based on Figure 12, unless otherwise noted.





### **PIN FUNCTIONS**

QFN 3x3 Pin #	Name	Description
1	IN	<b>Supply voltage.</b> IN is the drain of the internal power device and provides power to the entire chip. The MP8859 operates from a 2.8V to 22V input voltage. A capacitor ( $C_{IN}$ ) is required to prevent large voltage spikes from appearing at the input. Place $C_{IN}$ as close to the IC as possible.
2, 11	GND	<b>Power ground.</b> GND is the reference ground of the regulated output voltage. GND requires extra care during PCB layout. Connect GND with copper traces and vias.
3	EN	<b>On/off control for entire chip.</b> Drive EN high to turn on the chip. Drive EN low or float EN to turn off the device. EN has internal $2M\Omega$ pull-down resistor to ground.
4	ADD	<b>I2C slave addresses program pin.</b> Connect a resistor divider from VCC to ADD to set four different I <sup>2</sup> C slave addresses.
5	SCL	Clock pin of the I <sup>2</sup> C interface. SCL can support an I <sup>2</sup> C clock up to 3.4MHz.
6	SDA	Data pin of the I <sup>2</sup> C interface.
7	OC	Output constant current limit set pin.
8	ALT	Alert output. ALT pulling to logic low indicates that a fault or warning has occurred.
9	VCC	Internal 3.6V LDO regulator output. Decouple VCC with a 1µF capacitor.
10	AGND	Analog Ground. Connect AGND to GND.
12	OUT	Output power pin. Place the output capacitor close to OUT and GND.
13	BST2	<b>Bootstrap.</b> Connect a 0.1µF capacitor between SW2 and BST2 to form a floating supply across the high-side switch driver.
14	SW2	<b>Switching node of the second half bridge.</b> Connect one end of the inductor to SW2 for the current to run through the bridge.
15	SW1	<b>Switching node of the first half bridge.</b> Connect one end of the inductor to SW1 for the current to run through the bridge.
16	BST1	<b>Bootstrap.</b> Connect a $0.1\mu$ F capacitor between SW1 and BST1 to form a floating supply across the high-side switch driver.



### **BLOCK DIAGRAM**




Figure 2: Functional Block Diagram



# OPERATION

The MP8859 is a 4-switch, integrated buck-boost converter that can work in constant-on-time (COT) mode with fixed frequency, which provides fast transient response for the buck, boost, and buck-boost modes. One special buckboost control strategy provides high efficiency over the full input range and smooth transient between different modes.

#### **Buck-Boost Operation**

The MP8859 can regulate the output to be above, equal to, or below the input voltage. Based on the one-inductor, four-switch power structure shown in Figure 3, the MP8859 can operate in buck mode, boost mode, or buckboost mode with different  $V_{IN}$  inputs (see Figure 4).




Figure 3: Buck-Boost Topology




Figure 4: Buck-Boost Operation Range

### Buck Mode (V<sub>IN</sub> > V<sub>OUT</sub>)

When the input voltage is significantly higher than the output voltage, the MP8859 works in buck mode. In buck mode, SWA and SWB are switching for the buck regulation. SWC is off, and SWD remains on to conduct the inductor current.

SWA works with COT control logic, and SWB turns on as a complement of SWA. In each cycle, SWB turns on to conduct the inductor current. When the inductor current drops to the COMP voltage ( $V_{COMP}$ ), SWB turns off, and SWA turns

on. SWA turns on for a fixed on-time period before turning off. Then SWB turns on again, and the operation repeats. The COMP signal is the error amplifier (EA) output from the  $V_{OUT}$  feedback and internal FB reference voltage (see Figure 5).




Figure 5: Buck Waveform

#### Boost Mode (V<sub>IN</sub> < V<sub>OUT</sub>)

When the input voltage is significantly lower than the output voltage, the MP8859 works in boost mode. In boost mode, SWC and SWD are switching for the boost regulation. SWB is off, and SWA remains on to conduct the inductor current.

SWC remains off with COT control in each period, while SWD turns on as a complement of SWC to boost the inductor current to the output. In each cycle, SWC turns on to conduct the inductor current. When the inductor current rises and reaches  $V_{COMP}$ , SWC turns off and SWD turns on. SWC turns off with a fixed off-time before turning on again. During this period, SWD turns on for the current freewheel (see Figure 6).




Figure 6: Boost Waveform

#### Buck-Boost Mode (V<sub>IN</sub> ≈ V<sub>OUT</sub>)

When  $V_{IN}$  is close to  $V_{OUT}$ , the converter cannot provide enough energy to operate in buck mode due to SWA's minimum off time, or the converter supplies too much power to  $V_{OUT}$  in boost mode due to SWC's minimum on time. The MP8859 uses buck-boost control to regulate the output in these conditions.



In buck mode, if  $V_{IN}$  drops and the SWA off period is close to the buck minimum off time, the buck-boost mode is engaged. When the next cycle starts after the SWA and SWD on-time period (buck high-side MOSFET (HS-FET) on period), the boost starts with SWA and SWC on (boost low-side MOSFET (LS-FET) on). SWA and SWD turn on again for the rest period of the boost period (boost HS-FET on). After the boost period elapses, the buck period starts, and SWB and SWD remain on until the inductor current drops to V<sub>COMP</sub>. Then SWA and SWD turn on until the next boost period begins. Buck and boost switching work with a one-interval period. This is called buck-boost mode.

In boost mode, if V<sub>IN</sub> drops and the SWC on period is close to the boost minimum on time, buck-boost mode engaged. After the boost constant-off time period (SWA and SWD on), SWB and SWD remain on until the inductor current signal drops to V<sub>COMP</sub>, just like a buck off-time period control. After the inductor current signal triggers V<sub>COMP</sub>, SWA and SWB turn on for the buck on time, which is followed by a boost switching (SWA and SWC on). Buck and boost switching work with a one-interval period. Figure 7 shows the buck-boost waveform for both V<sub>IN</sub> > V<sub>OUT</sub> and V<sub>IN</sub> < V<sub>OUT</sub>.




Figure 7: Buck-Boost Waveform

In buck-boost mode, if  $V_{IN}$  is higher than 130% of  $V_{OUT}$ , the MP8859 switches from buck-boost mode to buck mode. If  $V_{IN}$  is lower than 20% of  $V_{OUT}$ , the MP8859 switches from buck-boost mode to boost mode.

#### **Working Mode Selection**

The MP8859 works with a fixed frequency in heavy-load condition. When the load current decreases, the MP8859 can work in forced continuous conduction mode (FCCM) or pulse-skip mode (PSM) based on the MODE register setting.

#### FCCM (or Forced PWM)

In FCCM condition, the buck on time and boost off time are determined by the internal circuit to achieve a fixed frequency based on the  $V_{IN}/V_{OUT}$  ratio. When the load decreases, the average input current drops, and the inductor current may go negative from  $V_{OUT}$  to  $V_{IN}$  during the off time (SWD on). This forces the inductor current to work in continuous mode with a fixed frequency, producing a lower  $V_{OUT}$  ripple than in PSM mode.

#### PSM (Auto PFM/PWM Mode)

In PSM condition, once the inductor current drops to 0A, SWD turns off to prevent the current from flowing from  $V_{OUT}$  to  $V_{IN}$ , forcing the inductor current to work in discontinuous conduction mode (DCM). Simultaneously, the internal off-time clock stretches once the MP8859 enters DCM mode. The frequency drops when the inductor current conduction period decreases, helping to save power loss and reduce the  $V_{OUT}$  ripple.

If  $V_{COMP}$  drops to the PSM threshold, even if the IC stretches the frequency, the MP8859 stops switching to decrease more switching power loss. The MP8859 recovers switching once  $V_{COMP}$  rises above the PSM threshold. The switching pulse skips based on  $V_{COMP}$  in very light-load condition. PSM has a much higher efficiency than FCCM mode in light load, but the  $V_{OUT}$  ripple may be higher due to the group switching pulse.

#### Internal VCC Regulator

The 3.6V internal regulator powers most of the internal circuitries. This regulator takes  $V_{IN}$  and operates in the full  $V_{IN}$  range. When  $V_{IN}$  exceeds 3.6V, the output of the regulator is in

full regulation. If  $V_{IN}$  is less than 3.6V, the output decreases with  $V_{IN}$ . VCC requires an external 1µF ceramic capacitor for decoupling.


### **Enable Control (EN)**

الكراري

The MP8859 has an enable control pin (EN). Pull EN high to enable the IC. Pull EN low or float EN to disable the IC.

If EN is pulled down when the output discharge function is enabled, the MP8859 truly shuts down after 55ms. The MP8859's I<sup>2</sup>C register value is reset to default only after the MP8859 truly shuts down. If EN is pulled high within 55ms, the I<sup>2</sup>C register is not reset, and the MP8859 enables the output with previous register setting.

If the output discharge function is disabled, the MP8859 truly shuts down once EN is pulled down for more than  $100\mu$ s, and the MP8859 I2C register is reset after a  $100\mu$ s delay.



#### Figure 8: EN On/Off Logic for I<sup>2</sup>C Register Reset

### Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors the input voltage and enables or disables the entire IC.

### Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a SS voltage that ramps up from 0V to 3.6V. When SS is lower than REF, the error amplifier uses SS as the reference. When SS is higher than REF, the error amplifier uses REF as the reference.

If the output of the MP8859 is pre-biased to a certain voltage during start-up, the IC disables the switching of both the high-side and low-side switches until the voltage on the internal SS capacitor exceeds the internal feedback voltage (see Figure 9).




Figure 9: EN On to V<sub>OUT</sub> > 90% Delay

#### **Output Constant Current Limit (OCP)**

The MP8859 has a constant-current limit control loop to limit the output average current. The current information is sensed from switch A, B, C, and D. Then an average algorithm is used to calculate the output current.

When the output current exceeds the currentlimit threshold, the output voltage starts to drop. If  $V_{OUT}$  drops below the under-voltage (UV) threshold (typically 50% below the reference), the MP8859 enters hiccup mode or latch-off mode according to the I<sup>2</sup>C setting.

In hiccup mode, the MP8859 stops switching and recovers automatically with 12.5% duty cycles. In latch-off mode, the MP8859 stops switching until the IC restarts ( $V_{IN}$ , EN, or EN bit toggle).

### **Over-Voltage Protection (OVP)**

The MP8859 monitors a resistor-divided feedback voltage to detect output over-voltage. When the feedback voltage rises higher than 160% of the target voltage, the over-voltage protection (OVP) comparator output goes high. The outputto-ground discharge resistor turns on.

The OUT pin has an absolute OVP function. Once  $V_{OUT}$  is higher than the absolute OVP threshold (23V), the MP8859 stops switching and turns on the OUT-to-ground discharge resistor.

#### Start-Up and Shutdown

If both  $V_{IN}$  and EN exceed their respective thresholds, the chip is enabled. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN low,  $V_{IN}$  low, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering. Then  $V_{COMP}$  and the internal

supply rail are pulled down. The floating driver is not subject to this shutdown command.

#### **Output Discharge**

ع بي ا

The MP8859 has an output discharge function that provides a resistive discharge path for the external output capacitor. The function is active when the part is disabled (input voltage is under UVLO or enable off), the discharge path is turned off when  $V_{OUT} < 50$ mV or waits for the 50ms maximum timer to pass. This function can also be disabled via the l<sup>2</sup>C.

#### Thermal Warning (TSW) and Shutdown (TSD)

Thermal warning and thermal shutdown prevent the part from operating at exceedingly high temperatures. When the silicon die temperature exceeds 120°C, the MP8859 sets the OTW bit[D5] to 1. When the temperature falls below its lower threshold (typically 100°C), the OTW bit[D5] is 0.

When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled. This is a non-latch protection.

# I<sup>2</sup>C INTERFACE

#### I<sup>2</sup>C Serial Interface Description

The I<sup>2</sup>C is a 2-wire, bidirectional, serial interface consisting of a data line (SDA) and a clock line (SCL). The lines are pulled to a bus voltage externally when they are idle. When connecting to the line, a master device generates the SCL signal and device address and arranges the communication sequence. The MP8859 interface is an I<sup>2</sup>C slave, which supports both fast mode (400kHz) and high-speed mode (3.4MHz). The I<sup>2</sup>C interface adds flexibility to the power supply solution. The output voltage, transition slew rate, and other parameters can be controlled instantaneously via the I<sup>2</sup>C interface. When the master sends the address as an 8-bit value, the 7-bit address should be followed by a 0 or 1 to indicate a write or read operation.

#### **Start and Stop Conditions**

The start and stop conditions are signaled by the master device, which signifies the beginning and end of an I<sup>2</sup>C transfer. The start condition is defined as the SDA signal transitioning from high to low while the SCL is high. The stop condition

is defined as the SDA signal transitioning from low to high while the SCL is high (see Figure 10).

The master then generates the SCL clocks and transmits the device address and the read/write direction bit (r/w) on the SDA line.

#### **Transfer Data**


Data is transferred in 8-bit bytes by an SDA line. Each byte of data is to be followed by an acknowledge bit.

#### I<sup>2</sup>C Update Sequence


The MP8859 requires a start condition, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single data update. The MP8859 acknowledges the receipt of each byte by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the MP8859. The MP8859 performs an update on the falling edge of the LSB byte. Examples of an I<sup>2</sup>C write and read sequence are shown on page 23.

#### I<sup>2</sup>C Start-Up Timing

The I<sup>2</sup>C function is enabled once  $V_{IN} > UVLO$  and EN is active. The I<sup>2</sup>C function continues working during OCP, OVP, and thermal shutdown.



I<sup>2</sup>C Write Example – Write Single Register



#### I<sup>2</sup>C Read Example – Read Single Register

# I<sup>2</sup>C REGISTER MAP

ADD (HEX)	NAME	R/W	D7	D6	D5	D4	D3	D2	D1	D0			
00	VOUT_L	r/w		RESERVED VOUT DATA BIT LOW [2:0]*									
01	VOUT_H	r/w		VOUT DATA BIT HIGH [10:3]*									
02	VOUT_GO	r/w		RESERVED PG_ DELAY_ EN* GO_ BIT									
03	IOUT_LIM	r/w	reserved	reserved OUTPUT CURRENT LIMIT THRESHOLD (0A-6.35A/50mA STEP FOR 21.5K OC RESISTOR)*									
04	CTL1	r/w	EN*	EN* HICCUP DISCHG OCP_OVP* _EN* MODE* FREQ					RESER	VED			
05	CTL2	r/w	LINE DRO	P COMP*	5	SS*		RESE	RVED				
06	RESERVED	r			RESERVED	), ALL "0"			RESER	VED			
07	RESERVED	r				RESERV	ED		•				
08	RESERVED	r				RESERV	ED						
09	Status	r	PG	OTP	OTW	V3_D3		RESE	RVED				
0A	Interrupt	W1C	OTEMPP_ ENTER	OT WARNING_ ENTER	OC_ ENTER	OC_ RECOVER	UVP_ FALLING	OTEMPP _EXIT	OT WARNING _EXIT	PG_ RISING			
0B	Mask	r/w		RESERVED		OTWMSK *	OC_ MSK*	UVP_ MSK*	PG_ MSK*				
0C	ID1	r	OTP Co	OTP Configure Code. "0x00" means standard MP8859, "0x01" means MP8859-0001 part number*									
27	MFR_ID	r			MANU	FACTURER ID	: b '0000 1001	'					
28	DEV_ID	r			D	EVICE ID: b '0	101 1000'						
29	IC_REV	r			IC	REVISION: b '	0000 0001'						

#### NOTE:

\* These items have one-time programmable (OTP) non-volatile memory. The OTP is reloaded to the I<sup>2</sup>C register during V<sub>IN</sub> > UVLO or EN shutdown.



# **REGISTER DESCRIPTION**

#### I<sup>2</sup>C Bus Slave Address

A resistor-divider from VCC to GND can achieve an accurate reference voltage. Connect ADD to this reference voltage to set different I<sup>2</sup>C addresses. The internal circuit changes the I<sup>2</sup>C address accordingly. Table 1 shows the four voltage thresholds for the four I<sup>2</sup>C addresses and recommended setting resistors.

		U	•			
	ADD Upper Resistor R4	ADD Lower	I <sup>2</sup> C Address			
ADD Voltage	kesistor k4 (kΩ)	Resistor R5 (kΩ)	Binary	Hex		
<25%Vcc	No connection	No connection	1100 000	60H		
25%Vcc-50%Vcc	499	301	1100 010	62H		
50%Vcc-75%Vcc	301	499	1100 100	64H		
>75%Vcc	100	No connection	1100 110	66H		

#### Table 1: I<sup>2</sup>C Address Setting via ADD Voltage

#### **VOUT Setting**

The registers VOUT\_L and VOUT\_H set the output voltage and follow the 11-bit direct format below.

Name		VOUT														
Format		Direct, unsigned binary integer														
Register Name	N/A					VOUT_H D[7:0]							VOUT_L D[2:0]			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access			N/A			r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function		N/A					Data bit high Data bit Low							ow		
Default value (5V)	N/A				500 Integer											

The output voltage can be calculated with Equation (1):

Vout (V) = 
$$V/100$$

Where V is an 11-bit unsigned binary integer of VOUT[10:0], and V ranges from 0 to 2047. The  $V_{OUT}$  resolution is 10mV/LSB.

Inside the MP8859, there is a feedback resistor network from OUT to the internal FB reference voltage. The feedback resistor ratio is  $V_{OUT}/V_{FB}$  = 12.5. The output voltage change slew rate is fixed at 1mV/µs. Refer to the GO\_BIT bit when implementing the output voltage change.

#### VOUT\_GO Register

#### GO\_BIT D[0]

The MP8859 can be controlled when to  $V_{OUT}$  begins to change. Set GO\_BIT to 1 to start the output change based on the  $V_{OUT}$  register. When the  $V_{OUT}$  change is complete (internal  $V_{REF}$  steps to the goal of  $V_{REF}$ ), GO\_BIT auto-resets to 0. This prevents a false operation of the  $V_{OUT}$  scaling.

Write the output voltage (0x00 and 0x01 registers) first, and then write  $GO_BIT = 1$ .  $V_{OUT}$  changes based on new register setting. GO\_BIT resets to 0 when  $V_{OUT}$  reaches a new value. The host can read GO\_BIT to determine if the  $V_{OUT}$  scaling is finished or not.

The  $V_{OUT}$ -to-ground discharge function is enabled when GO\_BIT is 1. This can help ramp  $V_{OUT}$  from high to low in light-load condition.

When GO\_BIT is 0,  $V_{OUT}$  will not change. When GO\_BIT is 1,  $V_{OUT}$  changes based on the  $V_{OUT}$  register setting. After  $V_{OUT}$  scaling finishes, GO\_BIT is reset to 0 automatically.

(1)



#### PG\_DELAY\_EN D[1]

When PG\_DELAY\_EN D[1] is 0, there is no delay on PG. When PG\_DELAY\_EN D[1] is 1, PG experiences a 100µs rising delay. The default value is 0.

#### IOUT\_LIM Register

Set the output current limit threshold.

Name	IOUT_LIM							
Format		Direct, unsigned binary integer						
Bit	7	6	5	4	3	2	1	0
Access	N/A	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Default value (3.5A)	N/A 70 Integer							

IOUT\_OC can be calculated with Equation (2):

$$OUT\_OC (A) = IOUT\_LIM^*0.05$$
(2)

Where IOUT\_LIM is a 7-bit unsigned binary integer of IOUT\_LIM D[6:0]. The IOUT\_OC resolution is 50mA/LSB (maximum value is 6.35A).

The OC pin-to-ground resistor should be  $21.5K\Omega$  when using the above IOUT\_LIM register. A 22nF (C6) filter capacitor should be added on OC to keep the CC loop stable. The MP8859 supports the I<sup>2</sup>C setting IOUT\_LIM directly. If the CC threshold needs to be changed dynamically after the MP8859 has already entered the CC limit operation state, it is recommended to change the CC threshold step-by-step (e.g.: 50mA per step) instead of changing the current value to the final value directly.

#### CTL1 Register

<b>_</b>					
NAME	BITS	DEFAULT	DESCRIPTION		
EN	D[7]	1	<ul> <li>I<sup>2</sup>C controlled turn-on or turn-off of the part. When the external EN pin is low, the converter is off, and the I<sup>2</sup>C shuts down. When EN is high, the EN bit takes over.</li> <li>1: part is turned on. Default.</li> <li>0: part is turned off. I<sup>2</sup>C register does not reset.</li> </ul>		
HICCUP OCP_OVP	D[6]	1	Over-current and over-voltage protection mode selection. 1: hiccup mode 0: latch-off mode		
DISCHG_EN	D[5]	<ul> <li>Output discharge enable bit.</li> <li>1: output discharge function during EN or V<sub>IN</sub> shutdown</li> <li>0: no discharge output during shutdown</li> </ul>			
MODE	D[4]	1	Default is PWM mode for light load. 0: enables auto PFM/PWM mode 1: sets forced PWM mode		
FREQ	D[3:2]	00	Sets the switching frequency. 00: 500kHz 01, 10, 11: reserved		



#### **CTL2** Register

NAME	BITS	DEFAULT	DESCRIPTION	
LINE DROP COMP	D[7:6]	01	Sets the output voltage compensation vs. the load feature. 00: no compensation 01: Vout compensates 150mV @ 3A lout 10: Vout compensates 300mV @ 3A lout 11: Vout compensates 500mV @ 3A lout The above compensation amplitude is fixed for any output voltage. Line drop compensation is only enabled for Vout 5V and above.	
SS	D[5:4]	11	Sets the output start-up soft-start timer (from 0 to 100%). For 5V output voltage: 00: 300µs 01: 500µs 10: 700µs 11: 900µs The SS slew rate is constant but changes for different V <sub>OUT</sub> values.	

### Status Register

NAME	BITS	DEFAULT	DESCRIPTION	
PG	D[7]	х	Output power good indication. 0: output power is not good 1: output power is good	
OTP	D[6]	Х	Over temperature protection indication. 0: normal state 1: chip is in over-temperature protection state	These status bits indicate
OTW	D[5]	Х	Over-temperature warning indication. 0: normal state 1: chip is in-over temperature warning state	instantaneous value.
CC_ CV	D[4]	х	The chip works in constant-current output mode or constant- voltage output mode. 0: CV mode 1: CC mode	

#### **Interrupt Register**

NAME	BITS	DESCRIPTION	
OTEMPP_ ENTER	D[7]	Over-temperature protection entry indication. When this bit is high, the IC enters thermal shutdown. This bit is not masked, even if setting OTPMSK = 1. OTPMSK = 1 only masks the interrupt pin's output (ALT).	
OTWARNING_ ENTER	D[6]	Die temperature early warning entry bit. When this bit is high, the die temperature is higher than $120^{\circ}$ C. This bit is not masked, even if setting OTWMSK = 1. OTWMSK = 1 only masks the interrupt pin's output (ALT).	This bit is latched once
OC_ENTER	D[5]	Entry of OC or CC current-limit mode. The OC_MSK bit can enable or disable OC_ENTER and OC_RECOVER alert output.	triggered. Write 0xFF to this
OC_RECOVER	D[4]	Recovery from CC current-limit mode. Recovering from a hiccup will not trigger this interrupt signal.	register to reset the interrupt and ALT pin's
UVP_FALLING	D[3]	Output voltage is in under-voltage protection.	state.
OTEMPP_EXIT	D[2]	Over-temperature protection exit. OTPMSK can mask off the ALT of this bit.	olato.
OTWARNING_ EXIT	D[1]	Die temperature early warning exit bit. When the die temperature is lower than 100°C, this bit is set to 1. This bit is not masked, even if setting OTWMSK = 1. OTWMSK = 1 only masks the interrupt pin's output (ALT).	
PG_RISING	D[0]	Output power good rising edge.	



#### MSK Register

NAME	BITS	DEFAULT	DESCRIPTION
OTPMSK	D[4]	0	Set OTPMSK = 1 to mask off the OTP alert. OTPMSK = 1 only masks the interrupt pin's output (ALT). This is not the interrupt register, but is similar for other mask bits.
OTWMSK	D[3]	0	Masks off the over-temperature warning
OC_MSK	D[2]	0	Masks off both OC/CC entry and recovery.
UVP_MSK	D[1]	0	Masks off the output UVP interrupt.
PG_MSK	D[0]	0	Masks off the PG indication function on ALT. 1: ALT pin does not indicate a PG event 0: ALT indicates a PG rising event.




Figure 11: ALT Behavior of OTP, OT Warning, and OC Recovery

### **APPLICATION INFORMATION**

#### Selecting the Inductor

In a buck-boost topology circuit, the inductor must support buck applications with the maximum input voltage and boost applications with the minimum input voltage. Two critical inductance values can be determined according to the buck mode and boost mode current ripple using Equation (2) and Equation (3):

$$L_{\text{MIN-BUCK}} = \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(MAX)}} \times F_{\text{REQ}} \times \Delta I_{\text{L}}}$$
(2)

$$L_{\text{MIN-BOOST}} = \frac{V_{\text{IN}(\text{MIN})} \times (V_{\text{OUT}} - V_{\text{IN}(\text{MIN})})}{V_{\text{OUT}} \times F_{\text{REQ}} \times \Delta I_{\text{L}}}$$
(3)

Where  $F_{REQ}$  is the switching frequency, and  $\Delta I_L$  is the peak-to-peak inductor current ripple. As a rule of thumb, the peak-to-peak ripple can be set to 10 - 40% of the inductor current. The minimum inductor value for the application is the higher than both the Equation (2) and Equation (3) results.

In addition to the inductance value, the inductor must support the peak current based on Equation (4) and Equation (5) to avoid saturation:

$$I_{\text{PEAK-BUCK}} = I_{\text{OUT}} + \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{2 \times V_{\text{IN(MAX)}} \times F_{\text{REQ}} \times L}$$
(4)

$$I_{\text{PEAK-BOOST}} = \frac{V_{\text{OUT}} \times I_{\text{OUT}}}{\eta \times V_{\text{IN(MIN)}}} + \frac{V_{\text{IN(MIN)}} \times (V_{\text{OUT}} - V_{\text{IN(MIN)}})}{2 \times V_{\text{OUT}} \times F_{\text{REQ}} \times L}$$
(5)

Where  $\eta$  is the estimated efficiency of the MP8859.

#### Input and Output Capacitor Selection

It is recommended to use ceramic capacitors plus an electrolytic capacitor for input and output capacitors to filter the input and output ripple current and achieve stable operation.

Since the input capacitor absorbs the input switching current, it requires sufficient capacitance. For most applications, a  $100\mu$ F electrolytic capacitor and a  $22\mu$ F ceramic capacitor are sufficient.

The output capacitor stabilizes the DC output voltage. Low ESR capacitors and a sufficient capacitor value are recommended to limit the output voltage ripple. Considering the ceramic DC voltage derating, if the output voltage is less than 12V, the minimum  $C_{OUT}$  should be  $22\mu$ Fx5 ceramic. If the output voltage is higher than 12V, use a  $100\mu$ F low ESR ( $\leq 80m\Omega$ ) aluminum electrolytic or polymer capacitor and two  $10\mu$ F ceramic capacitors.

The input and output ceramic capacitors must be placed as close as possible to the device.




#### PCB Layout Guidelines (9)

Efficient PCB layout is critical for stable operation and thermal dissipation. For best results, refer to Figure 12 and follow the guidelines below.


- 1. Place the ceramic  $C_{IN}$  and  $C_{OUT}$  capacitor close to the IC's VIN-to-GND and OUT-to-GND pins, respectively.
- 2. Use a large copper plane for PGND.
- 3. Add multiple vias to improve thermal dissipation.
- 4. Connect AGND to PGND.
- 5. Use short, direct, and wide traces to connect OUT.
- 6. Add vias under the IC and routing the OUT trace on both PCB layers (highly recommended).
- 7. Use a large copper plane for SW1 and SW2.
- 8. Place the VCC decoupling capacitor as close to VCC as possible.

#### NOTES:

9) The recommended layout is based on the typical application circuits in Figure 13 and Figure 14.



**Top Layer** 



Close-Up of Layout Figure 12: Recommended Layout



# **TYPICAL APPLICATION CIRCUITS**




Figure 13: Typical Application Circuit for 1 -  $20V_{OUT}$ NOTE: Refer to the recommended maximum  $I_{OUT}$  vs.  $V_{IN}$  and  $V_{OUT}$  with  $120\mu$ F low ESR  $C_{OUT}$  capacitor curve on page 9.






Figure 14: Typical Application Circuit for 1 -  $12V_{OUT}$ NOTE: Refer to the recommended maximum  $I_{OUT}$  vs.  $V_{IN}$  and  $V_{OUT}$  with  $22\mu$ Fx5 ceramic  $C_{OUT}$  capacitor curve on page 9.




## **PACKAGE INFORMATION**






TOP VIEW









#### RECOMMENDED LAND PATTERN

#### <u>NÔTE:</u>

 THE LEAD SIDE IS WETTABLE.
 ALL DIMENSIONS ARE IN MILLIMETERS.
 LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:

Click to view products by Monolithic Power Systems manufacturer:

Other Similar products are found below :

FAN53610AUC33XFAN53611AUC123XEN6310QA160215R3KE177614FAN53611AUC12XMAX809TTRNCV891234MW50R2GAST1S31PURNCP81203PMNTXGNCP81208MNTXGPCA9412AUKZNCP81109GMNTXGNCP3235MNTXGNCP81109JMNTXGNCP81241MNTXGNTE7223NTE7222NTE7224L6986FTRMPQ4481GU-AEC1-PMP8756GD-PMPQ2171GJ-PMPQ2171GJ-AEC1-PNJW4153U2-A-TE2MP2171GJ-PMP28160GC-ZMPM3509GQVE-AEC1-PXDPE132G5CG000XUMA1LM60440AQRPKRQ1MP5461GC-PNCV896530MWATXGMPQ4409GQBE-AEC1-PS-19903DA-A8T1U7S-19903CA-A6T8U7S-19903CA-S8T1U7S-19902BA-A6T8U7S-19902CA-A6T8U7S-19902AA-A6T8U7S-19903AA-A6T8U7S-19902AA-S8T1U7S-19902BA-A8T1U7AU8310LMR23615QDRRRQ1LMR33630APAQRNXRQ1LMR36503R5RPERLMR36503RFRPERLMR36503RS3QRPERQ1LMR36506R5RPER