

Mami OKDx-T/90-W12-xxx-C

90A Digital PoL DC-DC Converter Series



Typical units

FEATURES

- Input voltage range of 7.5 to 14Vdc
- 0.6 V 1.8 V output voltage range
- High efficiency, typ. 94.3% at 12Vin, 1.8Vout half-load
- TH package: 50.8 x 19.05 x 10.0 mm (2.0 x 0.75 x 0.39 in) SIP: 50.8 x 9.51 x 19.05 mm (2.0 x 0.37 x 0.75 in)
- Configuration & Monitoring via PMBus™
- Synchronization & phase spreading
- Current sharing, Voltage Tracking & Voltage margining
- MTBF 14.95 Mhrs
- Non-Linear Response for reduction of decoupling capacitor
- Remote On/Off control & Power Good
- Output short-circuit, output over voltage, & over temperature protection
- Certified to UL/IEC 60950-1

The OKDx-T/90-W12 series are high efficiency, digital Point-of-Load (PoL) DC-DC power converters capable of delivering 90A/162W. Available in three different package formats, Surface Mount, Through-Hole and Single-Inline-Package, these converters have a typical efficiency of 94.3%. PMBus[™] compatibility allows monitoring and configuration of critical system-level performance requirements.


Power Management via PMBus™

- Configurable soft-start/stop
- Configurable output voltage (Vout) and voltage margins (Margin low and Margin high)
- Configurable protection limits for OVP, input over voltage, input under voltage, over current, on/off, and temperature
- Status monitor Vout, Iout, Vin, Temp, Power Good, and On/Off

Apart from standard PoL performance and safety features like OVP, OCP, OTP, and UVLO, these digital converters have advanced features: digital current sharing (full power, no derating), non-linear transient response, optimized dead time control, synchronization, and phase spreading. These converters are ideal for use in telecommunications, networking, and distributed power applications.

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Servers and storage applications
- Network equipment



PRODUCT OVERVIEW



Ordering Guide					
Model Number	Package Type	Output	Input Range	On/Off Logic	
OKDY-T/90-W12-001-C	Surface Mount				
OKDH-T/90-W12-001-C	Horizontal – Thru Hole	0.6-1.8V, 90A/162W	7.5V to 14V	Positive	
0KDX-T/90-W12-001-C	Single-Inline-Package				

Absolute Maximum Ratings

Characteristics			Min	Тур	Max	Unit
T _{P1}	Operating temperature (see Thermal Consideration section) Storage temperature (Ambient)		-40		150	°C
Ts		Storage temperature (Ambient)			125	°C
VI		Input voltage (See Operating Information Section for input	-0.3		16	V
Signal I/O voltage	CTRL, SA, SALERT, SCL, SD	A, VSET, SYNC, PG, GCB, FAULT	-0.3		6	V
Ground voltage differential -S, PREF, GND			-0.3		0.3	۷
Iifferential -5, PREF, GND Analog pin voltage V ₀ , +S, VTRK		-0.3		6.5	V	

General and Safety	Conditions	Min	Тур	Max	Unit
Safety	Designed for UL/IEC/EN 60950 1				
Calculated MTBF	Telcordia SR-332, Issue 2 Method 1		14.95		Mhrs

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the Electrical Specification section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Configuration File

This product is designed with a digital control circuit. The control circuit uses a configuration file which determines the functionality and performance of the product. The Electrical Specification table shows parameter values of functionality and performance with the Standard configuration, unless otherwise specified. The Standard configuration is designed to fit most application needs. Changes in Standard configuration might be required to optimize performance in specific application. Note that current sharing operation requires changed configuration.

90A Digital PoL DC-DC Converter Series

Product Electrical Specifications

OKDY-T/90-W12-xxx-C, OKDH-T/90-W12-xxx-C and OKDX-T/90-W12-xxx-C

 $T_{P1}=-30$ to +95 °C, $V_{I}=7.5$ to 14 V, unless otherwise specified under Conditions.

Typical values given at: $T_{P1} = +25$ °C, $V_1 = 12.0$ V, max I₀, unless otherwise specified under Conditions.

V₀ defined by pin strap. Standard configuration.

Tested with external C_{IN} = 1000 µF/12 mΩ + 24 x 10 µF, C_{OUT} = 10 x 470 µF/5 mΩ + 10 x 100 µF. See Operating Information section for design of input and output filters for a specific application.

In the test set-up sense lines are connected directly to output pins on a converter and all the output voltage measurements are made on output pins.

Charact	eristics	Conditions	Min	Тур	Max	Unit
V	Input voltage		7.5		14	V
V	Input voltage slew rate	Monotonic			6	V/ms

	Output voltage witho	out pin-strap			1.2		V
	Output voltage adjus	tment range		0.6		1.8	V
	Output voltage adjus margining	tment including PMBus		0.54		1.98	V
	Output voltage set-p	oint resolution			±0.025		% V ₀
	Output voltage accuracy, Note 8		Including line, load, temp	-1		1	% V ₀
	Internal resistance +S/-S to VOUT/GND				47		Ω
Vo	+S bias current			-100	20	100	μA
	-S bias current				20		μA
			$V_0 = 0.6 V$		2		
	Line regulation	$I_0 = \max I_0$	$V_0 = 1.0 V$		2		mV
			$V_0 = 1.8 V$		2		
			$V_0 = 0.6 V$		2		
	Load regulation	$I_0 = 0 - 100\%$	$V_0 = 1.0 V$		2		mV
			$V_0 = 1.8 V$		2		
		•	$V_0 = 0.6 V$		2.5		
V _{0ac}	Output ripple & noise	9	$V_0 = 1.0 V$		3.5		mVp-p
	(up to 20 MHz)		$V_0 = 1.8 V$		5.0		

lo	Output current		0		90	А
l _{lim}	Current limit threshold		100	114	125	A
Isc	Short circuit current	RMS, hiccup mode, $V_0 = 1.0 V$, 0.4 m Ω short		12		А

			$V_0 = 0.6 V$	87.6	
		50% of max I_0	$V_0 = 1.0 V$	91.4	%
n	Efficiency		$V_0 = 1.8 V$	94.3	
η	Efficiency		$V_0 = 0.6 V$	83.7	
		$I_0 = \max I_0$	$V_0 = 1.0 V$	88.7	%
			$V_0 = 1.8 V$	92.5	
			$V_0 = 0.6 V$	10.5	
Pd	P _d Power dissipation at ma	nax Io	$V_0 = 1.0 V$	11.5	W
			$V_0 = 1.8 V$	13.1	
			$V_0 = 0.6 V$	1.29	
Pli	Input idling power	$I_0 = 0$	$V_0 = 1.0 V$	1.35	W
			$V_0 = 1.8 V$	1.82	
PCTRL	Input standby power		Turned off with CTRL-pin	0.44	W
Cı	Internal input capacita	nce	$V_i = 0 V$	257	μF
C ₀	Internal output capacit	ance	$V_0 = 0 V$	700	μF

90A Digital PoL DC-DC Converter Series

Common Electrical Specifications

This section includes parameter specifications common to all product versions within the product series. Typically these are parameters defined by the digital controller of the products. In the table below PMBus commands for configurable parameters are written in capital letters.

$T_{P1}=-30$ to +95 °C, $V_{I}=7.5$ to 14 V, unless otherwise specified under Conditions.

Typical values given at: T_{P1} = +25 °C, V_I = 12.0 V, max I₀, unless otherwise specified under Conditions. V₀ defined by pin-strap. Standard configuration.

Characteristic	cs	Conditions	Min	Тур	Max	Unit
	Switching Frequency			320		kHz
£ 1/T	Switching Frequency Range, Note 1	PMBus configurable FREQUENCY_SWITCH	200		640	kHz
$f_{SW} = 1/T_{SW}$	Switching Frequency Set-point Accuracy		-5		5	%
	External Sync Pulse Width		150			ns
	Input Clock Frequency Drift Tolerance	External sync	-10		10	%

TINIT	Initialization Time	From $V_l > \sim 2.7$ V to ready to be enabled		67		ms
т	Output voltage	Enable by input voltage		TINIT + TONdel		
T _{ONdel_tot}	Total On Delay Time	Enable by CTRL pin		Tondel		
		Turn on delay duration		5		ms
ToNdel	Output voltage On Delay Time	Range PMBus configurable TON_DELAY	3		250	ms
		Accuracy (actual delay vs set value)		-0/+2		ms
	Output wells as	Turn off delay duration, Note 2		0		ms
TOFFdel	Output voltage Off Delay Time	Range PMBus configurable TOFF_DELAY	4		250	ms
		Accuracy (actual delay vs set value), Note 3		-0/+2		ms
		Turn on ramp duration		5		ms
	Output voltage	Turn off ramp duration		rd configuration. Turn off xpiration of Turn off dela		
T _{ONrise} / T _{OFFfall}	On/Off Ramp Time (0-100%-0 of V ₀)	Ramp duration range PMBus configurable TON_RISE/TOFF_FALL	0		100	ms
		Ramp time accuracy for standalone operation (actual ramp time vs set value)		±250		μs

	Conditions	Min	Тур	Мах	Unit
DC threshold	Rising		90		% V ₀
	Falling		85		% V ₀
PG thresholds range	PMBus configurable POWER_GOOD_ON VOUT_UV_FAULT_LIMIT	0		100	% V ₀
PG delay	From V_0 reaching target to PG assertion		2		ms
PG delay range	PMBus configurable POWER_GOOD_DELAY	0		5000	ms
	PG delay	PG threshold Rising Falling Falling PG thresholds range PMBus configurable PG thresholds range POWER_GOOD_ON VOUT_UV_FAULT_LIMIT PG delay PG delay From V ₀ reaching target to PG assertion PG delay range PMBus configurable	PG threshold Rising Falling Falling PG thresholds range PMBus configurable POWER_GOOD_ON VOUT_UV_FAULT_LIMIT 0 PG delay From Vo reaching target to PG assertion 0 PG delay range PMBus configurable 0	PG threshold Rising 90 Falling 85 PG thresholds range PMBus configurable POWER_GOOD_ON VOUT_UV_FAULT_LIMIT 0 PG delay From V ₀ reaching target to PG assertion 2 PG delay range PMBus configurable 0	PG threshold Rising 90 Falling 85 PG thresholds range PMBus configurable POWER_GOOD_ON VOUT_UV_FAULT_LIMIT 0 100 PG delay From V ₀ reaching target to PG assertion 2 PG delay range PMBus configurable 0 5000

	IUVP threshold			6.4		V	
	IUVP threshold range	PMBus configurable VIN_UV_FAULT_LIMIT	6.4		14	V	
Input Under Voltage	IUVP hysteresis			0.5		V	
Protection, IUVP	IUVP hysteresis range	PMBus configurable VIN_UV_WARN_LIMIT	0		7.6	V	
	Set point accuracy			±280		mV	
	IUVP response delay			100		μs	
	Fault response	VIN_UV_FAULT_RESPONSE	Shutdown, au	tomatic restart, 280 ms.	Note 4		

maRata R. Murata Power Solutions Mami OKDx-T/90-W12-XXX-C

90A Digital PoL DC-DC Converter Series

Characteristics		Conditions	Min	Тур	Мах	Unit
	IOVP threshold			16		V
	IOVP threshold range	PMBus configurable VIN_OV_FAULT_LIMIT	6.9		16	V
Input Over Voltage	IOVP hysteresis			1		V
Protection, IOVP	IOVP hysteresis range	PMBus configurable VIN_OV_WARN_LIMIT	0		9.1	V
	Set point accuracy			±280		mV
	IOVP response delay			100		μs
	Fault response	VIN_OV_FAULT_RESPONSE	Shutdown, au	tomatic restart, 280 r	ns. Note 4	
	UVP threshold			85		% V ₀
0.1.111	UVP threshold range	PMBus configurable VOUT_UV_FAULT_LIMIT	0		100	% V ₀
	OVP threshold			115		% V ₀
Protection, DVP/UVP	OVP threshold range	PMBus configurable VOUT_OV_FAULT_LIMIT	100		115	% Vo
	UVP/OVP response time			10		μs
	Fault response	VOUT_UV_FAULT_RESPONSE VOUT_OV_FAULT_RESPONSE	Shutdown, automatic restart, 280 ms. Note 4			
	OCP threshold	Set value per phase		57		Α
Over Current Protection, OCP	OCP threshold range	PMBus configurable IOUT_AVG_OC_FAULT_LIMIT		0-57		А
Note 5	Protection delay	See Note 6		5		Tsw
	Fault response	MFR_IOUT_OC_FAULT_RESPONSE	Shutdown, au	tomatic restart, 280 r	ns. Note 4	
Over Temperature	OTP threshold			125		°C
Protection, OTP	OTP threshold range	PMBus configurable OT_FAULT_LIMIT	-40		+125	°C
Position P3	OTP hysteresis	PMBus configurable		15		°C
Note 7	Fault response	OT_FAULT_RESPONSE	Shutdown, automatic restart, 280 ms. Note 4			
Over Temperature	OTP Threshold			150		°C
Protection, DTP	OTP Threshold range	PMBus configurable MFR_VMON_OV_FAULT_LIMIT	-40		+150	°C
Position P1/P2	OTP Hysteresis			25		°C
Note 7	Fault response	VMON OV FAULT RESPONSE	Shutdown, au	Shutdown, automatic restart, 280 ms. Note 4		

90A Digital PoL DC-DC Converter Series

Characte	eristics			Conditions	Min	Тур	Max	Unit
		Input voltage READ_VIN				±280		mV
		Output voltage READ_VOUT				±1		% V ₀
		Output current		$T_{P1} = 25 \text{ °C}, V_0 = 1.0 \text{ V}$		±1		Α
Monitori	ng Accuracy	READ_10UT Duty cycle READ_DUTY_CYCLE		$T_{P1} = 0.95 \ ^{\circ}C, V_0 = 1.0 \ V$		±3.5		Α
					No tolerance, Rea	d value is the actual value applied by PWM controller.		
		Temperature READ_TEMPERAT	TURE_1	Position P3, $T_{P3} = 0.95 \text{ °C}$	-10	0 5		°C
Tracking	g Input Bias Current		VTRK = 5 V			70	200	μA
паскіну	g input bias current		-			10		-
Tracking	g Input Voltage Ran	ge	VTRK pin		0		5	V
Tracking	g Rise-Time		VTRK pin				1	V/ms
Tracking	g Accuracy		Regulation 100	% tracking	-2		2	$\% V_0$
Current o group	difference between	r products in a cu	rrent sharing	Steady state operation	Max 2 x RE	AD_IOUT monitoring acc	uracy	
Supporte	ed number of produ	ucts in a current s	haring group				4	
Vol	Logic output lo	put low signal level					0.5	V
Vон	Logic output hi	igh signal level		SCL, SDA, SYNC, GCB, SALERT, PG Sink/source current = 2 mA	2.25			V
IOL	Logic output lo	w sink current					2	mA
I _{OH}	Logic output hi	gh source curren	t				2	mA
VIL	Logic input low	/ threshold		SCL, SDA, CTRL, SYNC, GCB			0.8	V
Vih	Logic input hig	h threshold		SUL, SDA, UTRL, STNU, GUB	2			V
I_LEAK	Logic leakage	current		SCL, SDA, SYNC, SALERT, PG	-100		100	μA
CI_PIN	Logic pin input	capacitance		SCL, SDA, CTRL, SYNC, GCB		12		pF
				SCL, SDA, SALERT		No internal pull-up		
$R_{I_{PU}}$	Logic pin interr	nal pull-up resista	ince	CTRL to +5V		10		kΩ
				GCB to +5V		47		kΩ
f _{smb}	Supported SMBus Operating frequency			100		400	kHz	
TBUF	SMBus Bus free time		STOP bit to START bit See section SMBus – Timing	1.3			μs	
t _{set}	SMBus SDA se	tup time from SC	L	See section SMBus – Timing	100			ns
t _{hold}		old time from SCL		See section SMBus – Timing	300			ns
	SMBus START/ from SCL	/STOP condition s	etup/hold time		600			ns
T _{low}	SCL low period			1.3			μs	
Thigh	SCL high perio	d			0.6			μs

Note 1. There are configuration changes to consider when changing the switching frequency, see section Switching Frequency.

Note 2. A default value of 0 ms forces the device to Immediate Off behavior with TOFF_FALL ramp-down setting being ignored.

Note 3. The specified accuracy applies for off delay times larger than 4 ms. When setting 0 ms the actual delay will be 0 ms.

Note 4. Automatic restart ~280 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information for other fault response options. Note 5. The set OCP limit applies per phase. The total OCP limit will be twice the set value. Note that higher OCP threshold than specified may result in damage of the module at OC fault conditions.


Note 6. T_{sw} is the switching period.

Note 7. See section Over Temperature Protection (OTP).

Note 8. For V₀ < 1.0 V accuracy is +/-10 mV. For further exceptions see section Output Voltage Adjust using PMBus.

90A Digital PoL DC-DC Converter Series

Typical Output Characteristics, $V_0 = 0.6 V$ Standard configuration unless otherwise specified, T_{P1}=+25 °C



Power Dissipation

90A Digital PoL DC-DC Converter Series

70 80 90 [A]

V


7.5 V

9.6 V


12 V

--- 14 V

Typical Output Characteristics, $V_0 = 1.0 V$ Standard configuration unless otherwise specified, T_{P1}=+25 °C




Output Current Derating for SIP version



Available load current vs. ambient air temperature and airflow at VI = 12 V. See section Thermal Consideration.


Output Ripple and Noise



Fundamental output voltage ripple at $V_1 = 12 V$, $I_0 = max I_0$, $C_{OUT} = 10 \text{ x } 470 \text{ } \mu\text{F}/5 \text{ m}\Omega + 10 \text{ x } 100 \text{ } \mu\text{F}.$ Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth. See section Output Ripple and Noise.


Output Current Derating for Horizontal versions

Dissipated power vs. load current and input voltage.



Available load current vs. ambient air temperature and airflow at VI = 12 V. See section Thermal Consideration.

Transient Response



Output voltage response to load current step change (22.5-67.5-22.5 A) at $V_1 = 12 \text{ V}, C_{OUT} = 10 \text{ x} 470 \text{ }\mu\text{F/5 m}\Omega + 10 \text{ x} 100 \text{ }\mu\text{F}, \text{ di/dt} = 2 \text{ }A/\mu\text{s},$ ASCR Gain = 400 and ASCR Residual = 90. Scale from top: 50 mV/div, 20 A/div, 100 µs/div.

12 9 6

[W]

15

3

0

0 10 20 30 40 50 60

Power Dissipation

[W]

15

12

9

6

3

0

0 10 20 30 40 50 60

90ADigital PoLDC-DC Converter Series

70 80 90 [A]

V


7.5 V

9.6 V


12 V

– – 14 V

Typical Output Characteristics, $V_0 = 1.8 V$ Standard configuration unless otherwise specified, T_{P1}=+25 °C




Output Current Derating for SIP version



Available load current vs. ambient air temperature and airflow at VI = 12 V. See section Thermal Consideration.


Output Ripple and Noise



Fundamental output voltage ripple at $V_1 = 12 V$, $I_0 = max I_0$, $C_{OUT} = 10 \text{ x } 470 \text{ } \mu\text{F}/5 \text{ m}\Omega + 10 \text{ x } 100 \text{ } \mu\text{F}.$ Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth. See section Output Ripple and Noise.


Output Current Derating for Horizontal versions

Dissipated power vs. load current and input voltage.



Available load current vs. ambient air temperature and airflow at VI = 12 V. See section Thermal Consideration.

Transient Response




Output voltage response to load current step change (22.5-67.5-22.5 A) at V_1 = 12 V, C_{OUT} = 10 x 470 µF/5 mΩ + 10 x 100 µF, di/dt = 2 A/µs, ASCR Gain = 350 and ASCR Residual = 90. Scale from top: 50 mV/div, 20 A/div, 100 µs/div.

90ADigital PoLDC-DC Converter Series

Typical On/Off Characteristics


Standard configuration, $T_{P1} = +25$ °C, $V_0 = 1.0$ V

Enable by input voltage - PG Open-Drain (default)




Output enabled by applying V_I. V_I = 12 V, I_O = max I_O. TON_DELAY = TON_RISE = 5 ms, POWER_GOOD_DELAY = 2 ms. USER_CONFIG = 0x1480 (default). PG pulled up to external voltage. Note: PG being high before Vin applied can be avoided by pulling up PG to Vout. Scale from top: 10, 0.5, 2 V/div, 20 ms/div.

Enable by input voltage - PG Push-Pull




Output enabled by applying V_I. V_I = 12 V, I_O = max I_O. TON_DELAY = TON_RISE = 5 ms, POWER_GOOD_DELAY = 2 ms. USER CONFIG = 0x1484 (PG push-pull). Scale from top: 10, 0.5, 2 V/div, 20 ms/div.

Enable by CTRL pin




TON_DELAY = TON_RISE = 5 ms, POWER_GOO_DELAY = 2 ms. Scale from top: 5, 0.5, 2 V/div, 10 ms/div.




Output disabled by removing V₁. V₁ = 12 V, I_0 = max I_0 . Scale from top: 10, 0.5, 2 V/div, 1 ms/div.

Disable by input voltage - PG Push-Pull



Output disabled by removing V_I. V_I = 12 V, $I_0 = max I_0$. Scale from top: 10, 0.5, 2 V/div, 1 ms/div.

Disable by CTRL pin




Output disabled by CTRL pin. $V_1 = 12 V$, $I_0 = max I_0$. Scale from top: 5, 0.5, 2 V/div, 1 ms/div.


90ADigital PoLDC-DC Converter Series

Typical Charactersitics


Standard configuration unless otherwise specified, T_{P1}=+25 °C



Output Ripple vs. Switching Frequency




Power Dissipation vs. Output Current and Switching Frequency



Dissipated power vs. load current and switching frequency at $V_{I} = 12 V$, $V_{O} = 1.0 V$, $C_{O} = 10 \times 470 \mu F/5 m\Omega + 10 \times 100 \mu F$. Frequency changed by PMBus command FREQUENCY_SWITCH.

Load Transient vs. ASCR Gain and **External Output Capacitance**




Load transient peak voltage deviation vs. ASCR gain and external capacitance Step (22.5-67.5-22.5 A). $V_1 = 12 V$, $V_0 = 1.0 V$, $f_{sw} = 320 \text{ kHz}$, ASCR residual =90, di/dt = 2 A/ μ s. ASCR gain changed by PMBus command ASCR_CONFIG.


EMC Specification

Conducted EMI is measured according to the test set-up below. The typical fundamental switching frequency is 320 kHz.

Conducted EMI Input terminal value (typical for standard configuration). V_I = $12 V, V_0 = 1.0 V, I_0 = 90 A.$



EMI without filter.



Test set-up conducted emission, power lead.


DUT = Product mounted on a 182 cm² test board with the external capacitances $C_{IN} =$ $1000 \,\mu\text{F}/12 \,m\Omega + 24 \,x \,10 \,\mu\text{F} and C_{OUT} = 10 \,x \,470 \,\mu\text{F}/5 \,m\Omega + 10 \,x \,100 \,\mu\text{F}.$

muRata 🔁 Murata Power Solutions 🥬 kami OKDx-T/90-W12-xxx-C

90A Digital PoL DC-DC Converter Series


Output Ripple and Noise

Output ripple and noise are measured according to figure below. A 50 mm conductor works as a small inductor forming together with the two capacitances a damped filter.



Output ripple and noise test set-up.

The digital compensation of the product is designed to automatically provide stability, accurate line and load regulation and good transient performance for a wide range of operating conditions (switching frequency, input voltage, output voltage, output capacitance). Inherent from the implementation and normal to the product there will be some low frequency ripple at the output, in addition to the fundamental switching frequency output ripple. The total output ripple and noise is maintained at a low level.



Example of low frequency ripple at the output.

muRata Ps Murata Power Solutions

PMBus Interface

Power Management Overview

This product incorporates a wide range of configurable power management features that are simple to implement with a minimum of external components. Additionally, the product includes protection features that continuously safeguard the load from damage due to unexpected system faults.

The product's standard configuration is suitable for a wide range of operation in terms of input voltage, output voltage, and load. The configuration is stored in an internal Non-Volatile Memory (NVM). All power management functions can be reconfigured using the PMBus interface.

Throughout this document, different PMBus commands are referenced. A detailed description of each command is provided in the appendix at the end of this specification.

SMBus Interface

The product can be used with any standard two-wire I²C or SMBus host device. See Electrical Specification for allowed clock frequency range. In addition, the product is compatible with PMBus version 1.2 and includes an SALERT line to help mitigate limitations related to continuous fault monitoring. The PMBus signals SCL, SDA and SALERT require passive pull-up resistors as stated in the SMBus Specification. Pull-up resistors values should be selected to guarantee the rise time according to equation below:

$$\tau = R_p C_p \leq 1 \mu s$$

where R_{ρ} is the pull-up resistor value and C_{ρ} is the bus loading. The maximum allowed bus load is 400 pF. The pull-up resistor should be tied to an external supply voltage in range from 2.5 to 5.5 V, which should be present prior to or during power-up. If the proper power supply is not available, voltage dividers may be applied. Note that in this case, the resistance in the equation above corresponds to parallel connection of the resistors forming the voltage divider.

PMBus Addressing

The PMBus address is configured with a resistor connected between the SA pin and the PREF pin, as shown in the Typical Application Circuit. Recommended resistor values are shown in the table below. 1% tolerance resistors are required.

Mkami OKDx-T/90-W12-xxx-C

90A Digital PoL DC-DC Converter Series

$R_{SA}[k\Omega]$	Address	R _{SA} [kΩ]	Address
0 (short)	0x26	42.2	0x28
10	0x19	46.4	0x29
11	0x1A	51.1	0x2A
12.1	0x1B	56.2	0x2B
13.3	0x1C	61.9	0x2C
14.7	0x1D	68.1	0x2D
16.2	0x1E	75	0x2E
17.8	0x1F	82.5	0x2F
19.6	0x20	90.9	0x30
21.5	0x21	100	0x31
23.7	0x22	110	0x32
26.1	0x23	121	0x33
28.7	0x24	133	0x34
31.6	0x25	147	0x35
34.8	0x26	162	0x36
38.3	0x27	178	0x37
		Infinite (open)	0x28

Reserved Addresses

Addresses listed in the table below are reserved or assigned according to the SMBus specification and may not be usable. Refer to the SMBus specification for further information.

Address	Comment
0x00	General Call Address / START byte
0x01	CBUS address
0x02	Address reserved for different bus format
0x03 - 0x07	Reserved for future use
0x08	SMBus Host
0x09 - 0x0B	Assigned for Smart Battery
0x0C	SMBus Alert Response Address
0x28	Reserved for ACCESS.bus host
0x2C - 0x2D	Reserved by previous versions of the SMBus specification
0x37	Reserved for ACCESS.bus default address
0x40 - 0x44	Reserved by previous versions of the SMBus specification
0x48 - 0x4B	Unrestricted addresses
0x61	SMBus Device Default Address
0x78 - 0x7B	10-bit slave addressing
0x7C - 0x7F	Reserved for future use

Monitoring via PMBus

It is possible to continuously monitor a wide variety of parameters through the PMBus interface. These include, but are not limited to, the parameters listed in the table below.

Parameter	PMBus Command
Input voltage	READ_VIN
Output voltage	READ_VOUT
Total output current	READ_IOUT
Output current of each phase	READ_IOUTO READ_IOUT1
Controller temperature (T _{P3})	READ_TEMPERATURE_1
Switching frequency	READ_FREQUENCY
Duty cycle	READ_DUTY_CYCLE
Highest temperature of power switches (T _{P1} , T _{P2})	MFR_READ_VMON *

* Reports a voltage level corresponding to the temperature. See command details in the end of this specification for formula to use.

Monitoring Faults

Fault conditions can be monitored using the SALERT pin, which will be asserted low when any number of pre-configured fault or warning conditions occur. The SALERT pin will be held low until faults and/or warnings are cleared by the CLEAR_FAULTS command, or until the output voltage has been reenabled.

It is possible to mask which fault conditions should not assert the SALERT pin by the command MFR_SMBALERT_MASK.

In response to the SALERT signal, the user may read a number of status commands to find out what fault or warning condition occurred, see table below.

Fault & Warning Status	PMBus Command
Overview, Power Good	STATUS_WORD STATUS_BYTE
Output voltage level	STATUS_VOUT
Output current level	STATUS_IOUT
Input voltage level	STATUS_INPUT
Temperature level	STATUS_TEMPERATURE
PMBus communication	STATUS_CML
Miscellaneous	STATUS_MFR_SPECIFIC

muRata 🔁 Murata Power Solutions 🥬 kami OKDx-T/90-W12-xxx-C

90A Digital PoLDC-DC Converter Series


Snapshot Parameter Capture

This product offers a special feature that enables the user to capture parametric data during normal operation by a single PMBus command. The following parameters are stored:

- Input voltage
- Output voltage
- Output current
- Controller temperature
- Switching frequency
- Duty cycle
- Status and fault information

When a fault occurs the Snapshot functionality will automatically store this parametric data to NVM. The data can then later be read back using the . SNAPSHOT command to provide valuable information for analysis. It is possible to select which faults will trigger a store to NVM by the PMBus command SNAPSHOT_FAULT_MASK.

PMBus/I²C Timing



Setup and hold times timing diagram.

The setup time, t_{set}, is the time data, SDA, must be stable before the rising edge of the clock signal, SCL. The hold time thold, is the time data, SDA, must be stable after the falling edge of the clock signal, SCL. If these times are violated incorrect data may be captured or meta-stability may occur and the bus communication may fail. All standard SMBus protocols must be followed, including clock stretching. Refer to the SMBus specification, for SMBus electrical and timing requirements.

This product supports the BUSY flag in the status commands to indicate product being too busy for SMBus response. A bus-free time delay according to this specification must occur between every SMBus transmission (between every stop & start condition).

The product supports PEC (Packet Error Checking) according to the SMBus specification.

When sending subsequent commands to the same module, it is recommended to insert additional delays according to the table below.

After sending PMBus Command	Required delay before additional command	
STORE_USER_ALL	100 ms	
STORE_DEFAULT_ALL	100 115	
RESTORE_USER_ALL	100 ms	
RESTORE_DEFAULT_ALL	100 113	
VOUT_MAX	10 ms	
	2 ms after reading	
Any other command	10 ms after writing	

Non-Volatile Memory (NVM)

The product incorporates two Non-Volatile Memory areas for storage of the PMBus command values; the Default NVM and the User NVM.

The Default NVM is pre-loaded with factory default values. The Default NVM is write-protected and can be used to restore the factory default values through the command RESTORE_DEFAULT_ALL.

The User NVM is pre-loaded with factory default values. The User NVM is writable and open for customization. The values in NVM are loaded during initialization according to section Initialization Procedure, whereafter commands can be changed through the PMBus Interface. The STORE_USER_ALL command will store the changed parameters to the User NVM.




Illustration of memory areas of the product.

muRata 🔁 Murata Power Solutions 🥬 kami OKDx-T/90-W12-xxx-C

90A Digital PoLDC-DC Converter Series

Command Protection

The user may write-protect specific PMBus commands in the User NVM by using the command UNPROTECT.

Initialization Procedure

The product follows an internal initialization procedure after power is applied to the VIN pins:

- 1. Self test and memory check.
- 2. The address pin-strap resistors are measured and the associated PMBus address is defined.
- 3. The output voltage pin-strap resistor is measured and the associated output voltage level will be loaded to operational RAM of PMBus command VOUT COMMAND.
- Factory default values stored in default NVM memory are loaded to operational RAM. This overwrites any previously loaded values.
- 5. Values stored in the User NVM are loaded into operational RAM memory. This overwrites any previously loaded values (e.g. VOUT_COMMAND by pin-strap).
- Check for external clock signal at the SYNC pin and lock internal clock to 6. the external clock if used.

Once this procedure is completed and the Initialization Time has passed (see Electrical Specification), the output voltage is ready to be enabled using the CTRL pin. The product is also ready to accept commands via the PMBus interface, which in case of writes will overwrite any values loaded during the initialization procedure.




Illustration Initialization time.

Operating Information

Input Voltage

The input voltage range 7.5 - 14 V makes the product easy to use in intermediate bus applications when powered by a non-regulated bus converter or a regulated bus converter.

Input Under Voltage Protection (IUVP)

The product monitors the input voltage and will turn-on and turn-off at configured thresholds (see Electrical Specification). The turn-on input voltage threshold is set higher than the corresponding turn-off threshold. Hence, there is a hysteresis between turn-on and turn-off input voltage levels. Once the input voltage falls below the turn-off threshold, the device can respond in several ways as follows:

- Immediate and definite shutdown of output voltage until the fault is cleared by PMBus command CLEAR_FAULTS or the output voltage is reenabled.
- 2. Immediate shutdown of output voltage while the input voltage is below the turn-on threshold. Operation resumes automatically and the output is enabled when the input voltage has risen above the turn-on threshold.

The default response is option 2. The IUVP function can be reconfigured using the PMBus commands VIN_UV_FAULT_LIMIT (turn-off threshold), VIN_UV_WARN_LIMIT (turn-on threshold) and VIN_UV_FAULT_RESPONSE.

For products configured to operate in current sharing mode, response option 1 will always be used, regardless of VIN_UV_FAULT_RESPONSE command settings.

Input Over Voltage Protection (IOVP)


The product monitors the input voltage continuously and will respond as configured when the input voltage rises above the configured threshold level (see Electrical Specification). Refer to section "Input Under Voltage Protection" for functionality, response configuration options and default setting. The IOVP function can be reconfigured using the PMBus commands VIN_OV_FAULT_LIMIT (turn-off threshold), VIN_OV_WARN_LIMIT (turn-on threshold) and VIN_OV_FAULT_RESPONSE.

Input and Output Impedance

The impedance of both the input source and the load will interact with the impedance of the product. It is important that the input source has low characteristic impedance. If the input voltage source contains significant inductance, the addition of a capacitor with low ESR at the input of the product will ensure stable operation.

External Input Capacitors

The product is a two-phase converter which gives lower input ripple than a single phase design, see picture below. Thus, ripple-current-rating requirements for the input capacitors are lower relatively to a single phase converter.



The input ripple RMS current in a two-phase buck converter can be estimated to

0.5

Duty cycle

0,4

07

0.6

0.8

09

$$I_{inputRMS} = I_{load} \sqrt{D(0.5 - D)} \qquad \text{(valid for } D < 0.5\text{)}$$

03

Where I_{load} is the output load current and D is the duty cycle. The maximum load ripple current becomes $I_{load}/4$. The ripple current is divided into three parts, i.e., currents in the input source, external input capacitor, and internal input capacitor. How the current is divided depends on the impedance of the input source, ESR and capacitance values in the capacitors.

For most applications non-tantalum capacitors are preferred due to the robustness of such capacitors to accommodate high inrush currents of systems being powered from very low impedance sources. It is recommended to use a combination of ceramic capacitors and low-ESR electrolytic/polymer bulk capacitors. The low ESR of ceramic capacitors effectively limits the input ripple voltage level, while the bulk capacitance minimizes deviations in the input voltage at large load transients.

If several products are connected in a phase spreading setup the amount of input ripple current, and capacitance per product, can be reduced. Ceramic input capacitors must be placed close to the input pins of a converter and with low impedance connections to the VIN and GND pins in order to be effective.

External Output Capacitors

0

0.1

0.2

The output capacitor requirement depends on two considerations; output ripple voltage and load transient response. To achieve low ripple voltage, the output capacitor bank must have a low ESR value, which is achieved with ceramic output capacitors. A low ESR value is critical also for a small output voltage deviation during load transients. Designs with smaller load transients can use fewer capacitors and designs with more dynamic load content will require more load capacitors to minimize output voltage deviation. Improved transient response can also be achieved by adjusting the settings of the control loop of the product. Adding output capacitance decreases loop band-width.

It is recommended to place low ESR ceramic and low ESR electrolytic/polymer capacitors as close to the load as possible, using several capacitors in parallel to lower the effective ESR. It is important to use low resistance and low inductance PCB layouts in order for capacitance to be effective.

Dynamic Loop Compensation (DLC)

The typical design of regulated power converters includes a control function with a feedback loop that can be closed using either analog or digital circuits. The feedback loop is required to provide a stable output voltage, but should be optimized for the output filter to maintain output voltage regulation during transient conditions such as sudden changes in output current and/or input voltage. Digitally controlled converters allow one to optimize loop parameters without the need to change components on the board, however, optimization can still be challenging because the key parameters of the output filter include parasitic impedances in the PCB and the often distributed filter components themselves.


Dynamic Loop Compensation has been developed to solve the problem of compensation for a converter with a difficult to define output filter. This task is achieved by utilization of algorithms that can identify an arbitrary output filter based on accurate measurements of the output voltage in response to a very small excitation signal initiated by the algorithm, or occurring due to the changes in operating conditions, and automatically adjust feedback loop parameters to match the output filter.


Control Loop

The products use a fully digital control loop that achieves precise control of the entire power conversion process, resulting in a very flexible device that is also very easy to use.


A non-linear charge-mode control algorithm is implemented that responds to output current changes within a single PWM switching cycle, achieving a smaller total output voltage variation with less output capacitance than traditional PWM controllers, thus saving cost and board space.

Control may be set more or less aggressive by adjusting a gain factor, set by the PMBus command ASCR_CONFIG. Increasing the gain factor, i.e the control effort, will reduce the voltage deviation at load transients, at the expense of somewhat increased ripple on the output. Below graph exemplifies the effect of the gain factor on the voltage deviation during a load transient. The typical range of the gain factor is 200 - 600.





The user may also adjust the residual factor, set by the ASCR_CONFIG command, to improve the recovery time after a load transient. The typical usable range of the residual factor is 70 - 127. A higher value than 127 may damage the device and must not be used. A graph below illustrates the effect of the residual factor on the recovery time after a load transient. Note that also the gain factor will affect the recovery time.



90A Digital PoLDC-DC Converter Series


Recovery time vs.control loop residual setting and output capacitance.

By default the product is configured with a moderate gain factor to provide a trade-off between load transient performance and output ripple for a wide range of operating conditions. For a specific application the gain factor can be increased to improve load transient response.

Remote Sense

The product has remote sense to compensate the voltage drops between the output and the point of load. The sense traces should be laid out as a differential pair and preferably be shielded by the PCB ground layer to reduce noise susceptibility. If the remote sense is not used, +S must be connected to VOUT and -S must be connected to GND.

In cases where the external output filter includes an inductor (forming a pi filter) according to the picture below, the L_{EXT}/C_{EXT} resonant frequency places an upper limit on the controller loop bandwidth. If the resonance frequency is high the sense lines can be connected after the filter (as shown in the picture) – if the resonant frequency is low and the DC drop from L_{EXT} is acceptable, sensing before the filter may be better.



External output filter with inductor (pi filter).

Enabling Output Voltage

The following options are available to enable and disable this device:

- 1. Output voltage is enabled through the CTRL pin.
- 2. Output voltage is enabled using the PMBus command OPERATION.

The CTRL pin can be used with active high (positive) logic or active low (negative) logic.

The CTRL pin polarity can be reconfigured using the PMBus command ON_OFF_CONFIG.

The CTRL pin has an internal 10 kΩ pull-up resistor to 5 V. The external device must have a sufficient sink current ability to be able pull CTRL pin voltage down below logic low threshold

level (see Electrical Characteristics). When the CTRL pin is left open, the voltage on the CTRL pin is pulled up to 5 V.

If the device is to be synchronized to an external clock source, the clock frequency must be stable prior to enabling the output voltage.

Output Voltage Adjust using Pin-strap Resistor

Using an external Pin-strap resistor, R_{SET}, the output voltage can be set to several predefined levels shown in the table below. Only the voltage levels specified in the table can be set by R_{SET}. The resistor should be applied between the VSET pin and the PREF pin as shown in the Typical Application Circuit. Maximum 1% tolerance resistors are required.

R _{SET} [kΩ]	V _{OUT} [V]	$R_{SET}[k\Omega]$	V _{OUT} [V]
0 (short)	1.00	26.1	1.10
10	0.60	28.7	1.15
11	0.65	31.6	1.20
12.1	0.70	34.8	1.25
13.3	0.75	38.3	1.30
14.7	0.80	42.2	1.40
16.2	0.85	46.4	1.50
17.8	0.90	51.1	1.60
19.6	0.95	56.2	1.70
21.5	1.00	61.9	1.80
23.7	1.05	Infinite (open)	1.20

R_{SET} also sets the maximum output voltage; see section Output Voltage Range Limitation. The resistor is sensed only during the initialization procedure after application of input voltage. Changing the resistor value during normal operation will not change the output voltage. See Ordering Information for output voltage range.

Output Voltage Adjust using PMBus

The output voltage set by pin-strap can be overridden up to a certain level (see section Output Voltage Range Limitation) by using the PMBus command VOUT COMMAND. See Electrical Specification for adjustment range.

Voltage Margining Up/Down

Using the PMBus interface it is possible to adjust the output voltage to one of two predefined levels above or below the nominal voltage setting in order to determine whether the load device is capable of operating outside its specified supply voltage range. This provides a convenient method for dynamically testing the operation of the load circuit outside its typical

muRata 🔁 Murata Power Solutions 🥬 kami OKDx-T/90-W12-xxx-C

90A Digital PoL DC-DC Converter Series

operating range. This functionality can also be used to test of supply voltage supervisors. Margin limits of the nominal output voltage $\pm 5\%$ are default, but the margin limits can be reconfigured using the PMBus commands VOUT_MARGIN_LOW and VOUT_MARGIN_HIGH. Margining is activated by the command OPERATION and can be used regardless of the output voltage being enabled by the CTRL pin or by the PMBus.

Output Voltage Trim

The actual output voltage can be trimmed to optimize performance of a specific load by setting a non-zero value for PMBus command VOUT TRIM. The value of VOUT TRIM is summed with the nominal output voltage set by VOUT COMMAND, allowing for multiple products to be commanded to a common nominal value, but with slight adjustments per load.

Output Voltage Range Limitation

The output voltage range that is possible to set by configuration or by the PMBus interface is hardware limited by the pin-strap resistor R_{SET}. The maximum output voltage is set to 115% of the output value defined by R_{SET}. This protects the application circuit from an over voltage due to an accidental PMBus command.

The limitation applies to the actual regulated output voltage rather than to the configured value. Thus, it is possible to write and read back a

VOUT COMMAND value higher than the limit, but the actual output voltage will be limited.

The output voltage limit can be reconfigured to a lower than 115% of Vout value by writing the PMBus command VOUT_MAX.

Output Over Voltage Protection (OVP)

The product includes over voltage limiting circuitry for protection of the load. The default OVP limit is 15% above the nominal output voltage. The product can be configured to respond in different ways to the output voltage exceeding the OVP limit:

- 1. Immediate and definite shutdown of output voltage until the fault is cleared by PMBus command CLEAR_FAULTS or the output voltage is reenabled.
- Immediate shutdown of output voltage followed by continuous restart 2 attempts of the output voltage with a preset interval ("hiccup" mode).

The default response is option 2. The OVP limit and fault response can be reconfigured using the PMBus commands VOUT OV FAULT LIMIT, VOUT_OV_FAULT_RESPONSE and OVUV_CONFIG.

For products configured to operate in current sharing mode, response option 1 will always be used, regardless of this command configuration.

Output Under Voltage Protection (UVP)

The product includes output under voltage limiting circuitry for protection of the load. The default UVP limit is 15% below the nominal output voltage. Refer to section Output Over Voltage Protection for response configuration options and default setting.

The UVP limit and fault response can be reconfigured using the PMBus commands VOUT_UV_FAULT_LIMIT and VOUT_UV_FAULT_RESPONSE.

Power Good

The power good pin (PG) indicates when the product is ready to provide regulated output voltage to the load. During ramp-up and during a fault condition, PG is held low. By default, PG is asserted high after the output has ramped to a voltage above 90% of the nominal voltage, and deasserted if the output voltage falls below 85% of the nominal voltage. These

thresholds may be changed using the PMBus commands POWER GOOD ON and VOUT UV FAULT LIMIT.

The time between when the POWER_GOOD_ON threshold is reached and when the PG pin is actually asserted is set by the PMBus command POWER_GOOD_DELAY. See Electrical Specification for default value and range.

By default the PG pin is configured as an open drain output but it is also possible to set the output in push-pull mode by the command USER CONFIG.

The PG output is not defined during ramp up of the input voltage due to the initialization of the product.

Over Current Protection (OCP)

The product includes robust current limiting circuitry for protection at continuous overload. After ramp-up is complete the product can detect an output overload/short condition. The following OCP response options are available:

- Immediate and definite shutdown of output voltage until the fault is 1. cleared by PMBus command CLEAR FAULTS or the output voltage is reenabled.
- Immediate shutdown of output voltage followed by continuous restart 2. attempts of the output voltage with a preset interval ("hiccup" mode).

The default response from an over current fault is option 2. Note that delayed shutdown is not supported. The load distribution should be designed for the maximum output short circuit current specified. The OCP limit and response can be reconfigured using the PMBus commands IOUT_AVG_OC_FAULT_LIMIT and MFR_IOUT_OC_FAULT_RESPONSE.

For products operated in current sharing mode, response option 1 will always be used, regardless of configuration.

Under Current Protection (UCP)

The product includes robust current limiting circuitry for protection at continuous reversed current, due to a synchronous rectifier ability to sink current. Refer to section Over Current Protection for response configuration options and default setting. The UCP limit and response can be reconfigured using the PMBus commands IOUT_AVG_UC_FAULT_LIMIT and MFR_IOUT_UC_FAULT_RESPONSE.

Switching Frequency

The default switching frequency is chosen as the best tradeoff between efficiency and thermal performance, output ripple and load transient performance. The switching frequency can be re-configured in a certain range using the PMBus command FREQUENCY_SWITCH. Refer to Electrical Specification for default switching frequency and range.

Changing the switching frequency will affect efficiency and power dissipation, load transient response (control loop characteristics) and output ripple. Control loop settings may need to be adjusted.

Note that since the product has two phases the effective switching frequency will be twice the configured.

Synchronization

Two or more products may be synchronized with an external clock to eliminate beat frequencies reflected back to the input supply rail.

muRata 🖭 Murata Power Solutions 🥬 kami OKDx-T/90-W12-xxx-C

90A Digital PoLDC-DC Converter Series

Eliminating the slow beat frequencies (usually <10 kHz) relaxes the filtering requirements. Synchronization can also be utilized for phase spreading. described in section Phase Spreading.

The products can be synchronized with an external oscillator or one product can be configured with the SYNC pin as a SYNC output, working as a source of synchronization signal for other products connected to the same synchronization line. The SYNC pin of products being synchronized must be configured as SYNC Input. Default configuration is using the internal clock, independently of signal at the SYNC pin. Synchronization is configured using PMBus command MFR USER CONFIG.

Phase Spreading

When multiple products share a common DC input supply, spreading of the switching clock phase between the products can be utilized. This dramatically reduces input capacitance requirements and efficiency losses, since the peak current drawn from the input supply is effectively spread out over the whole switch period. This requires that the products are synchronized using the SYNC pin.

The phase offset is measured from the rising edge of the applied external clock to the rising edge of the PWM pulse as illustrated below.




Illustration of phase offset.

The phase offset is configured using the PMBus command INTERLEAVE and is defined as:

$$Phase_offset(^{\circ}) = 360^{\circ} \times \frac{Interleave_order}{Number_in_group}$$

Interleave_order is in the range 0-15. Number_in_group is in the range 0-15 where a value of 0 means 16. The set resolution for the phase offset is 360° / $16 = 22.5^{\circ}$.

By default *Number in group = 0 and Interleave order =* Four LSB's of set PMBus address (see section PMBus Addressing).

Soft-start and Soft-stop

The soft-start and soft-stop control functionality allows the output voltage to ramp-up and ramp-down with defined timing with respect to the control of the output. This can be used to control inrush current and manage supply sequencing of multiple controllers.

The rise time is the time taken for the output to ramp to its target voltage, while the fall time is the time taken for the output to ramp down from its regulation voltage to 0 V. The on delay time sets a delay from when the output is enabled until the output voltage starts to ramp up. The off delay time sets a delay from when the output is disabled until the output voltage starts to ramp down.




Illustration of Soft-Start and Soft-Stop.

By default soft-stop is disabled and the regulation of output voltage stops immediately when the output is disabled. Soft-stop can be enabled through the PMBus command ON_OFF_CONFIG. The delay and ramp times can be reconfigured using the PMBus commands TON_DELAY, TON_RISE, TOFF_DELAY and TOFF_FALL.

Output Voltage Sequencing

A group of products may be configured to power up in a predetermined sequence. This feature is especially useful when powering advanced processors, FPGAs, and ASICs that require one supply to reach its operating voltage prior to another.




Illustration of Output Voltage Sequencing.

Different types of multi-product sequencing are supported:

1. Time based sequencing. Configuring the start delay and rise time of each module through the PMBus interface and by connecting the CTRL pin of each product to a common enable signal.

2. Event based sequencing. Routing the PG pin signal of one module to the CTRL pin of the next module in the sequence.

3. GCB based sequencing. Power Good triggered sequencing with the sequence order defined by configuration. Configured through the PMBus

muRata 🔁 Murata Power Solutions 🥬 kami OKDx-T/90-W12-xxx-C

90A Digital PoLDC-DC Converter Series

interface and uses the GCB bus, see section Group Communication Bus,

Pre-Bias Startup Capability

Pre-bias startup often occurs in complex digital systems when current from another power source is fed back through a dual-supply logic component. such as FPGAs or ASICs. There could also be still charged output capacitors when starting up shortly after turn-off.

The product incorporates synchronous rectifiers, but will not sink current during startup, or turn off, or whenever a fault shuts down the product in a pre-bias condition.




Illustration of Pre-Bias Startup

Voltage Tracking

The product integrates a lossless tracking scheme that allows its output to track a voltage that is applied to the VTRK pin with no external components required. During ramp-up, the output voltage follows the VTRK voltage until the preset output voltage level is met. The product offers two modes of tracking as follows:

1. Coincident. This mode configures the product to ramp its output voltage at the same rate as the voltage applied to the VTRK pin.




Illustration of Coincident Voltage Tracking.

2. Ratiometric. In this mode the product ramps its output voltage at a rate that is a percentage of the voltage applied to the VTRK pin. Ratiometric tracking is achieved by configuring the product for coincident tracking and adding an external resistive voltage divider.




Illustration of Ratiometric Voltage Tracking.

The master device in a tracking group is defined as the device that has the highest target output voltage within the group. This master device will control the ramp rate of all tracking devices and is not configured for tracking mode. Any device configured in tracking mode will ignore its soft-start/stop settings and take on the turn-on/turn-off characteristics of the voltage present at the VTRK pin.

All of the CTRL pins in the tracking group must be connected and driven by a single logic source. Tracking is configured using the PMBus command TRACK_CONFIG.

Group Communication Bus

The Group Communication Bus, GCB, is used to communicate between products. This dedicated single wire bus provides the communication channel between devices for features such as sequencing, fault spreading and current sharing. The GCB solves the PMBus data rate limitation. The GCB pin on all devices in an application should be connected together. A pull-up resistor is required on the common GCB in order to guarantee the rise time as according to equation below:

$$\tau = R_{GCB} C_{GCB} \le 1 \,\mu \,\mathrm{s}$$

where R_{GCB} is the pull up resistor value and C_{GCB} is the bus loading. The pullup resistor should be tied to an external supply voltage in range from 2.5 to 5.5 V, which should be present prior to or during power-up.

The GCB is an internal bus, such that it is only connected across the modules and not the PMBus system host. GCB addresses are assigned on a rail level, i.e. modules within the same current sharing group share the same GCB address. Addressing rails across the GCB is done with a 5 bit GCB ID, yielding a theoretical total of 32 rails that can be shared with a single GCB bus. By default the GCB ID is set to the five LSB's of set PMBus address (see section PMBus Addressing).

Parallel Operation (Current Sharing)

Paralleling multiple products can be used to increase the output current capability of a single power rail. By connecting the GCB and SYNC pins of each device and configuring the devices as a current sharing rail, the units will share the current equally, enabling up to 100% utilization of the current capability for each device in the current sharing rail. The product uses a low-bandwidth, first-order digital current sharing by aligning the output voltage of the slave devices to deliver the same current as the master device. Artificial droop resistance is added to the output voltage path to control the slope of the load line curve, calibrating out the physical parasitic mismatches due to power train components and PWB layout. Up to 4 devices can be configured in a given current sharing group.

90A Digital PoLDC-DC Converter Series

By connecting the FAULT pins of all products in a current sharing group together, it is made sure that the internal power stages of all products shut down quickly and simultaneously in response to a fault that occurs in one of the products.

Note that continuous restarts after a fault ("hiccup mode") are not supported for parallel operation.

Broadcast Control

The product can be configured to broadcast output voltage enable or setting of output voltage level over the GCB bus to other devices in the group. If configured to do so, a device receiving a PMBus OPERATION command or VOUT_COMMAND command will broadcast the same command over the GCB bus, and other devices on the GCB bus will respond to the same commands, if configured to do so.

Broadcast control is configured using the PMBus command GCB_GROUP.

Fault spreading

The product can be configured to broadcast a fault event over the GCB bus to the other devices in the group. When a non-destructive fault occurs and the device is configured to shut down on a fault, the device will shut down and broadcast the fault event over the GCB bus. The other devices on the GCB bus will shut down together if configured to do so, and will attempt to re-start in their prescribed order if configured to do so. Fault spreading is configured using the PMBus command GCB GROUP or LEGACY_FAULT_GROUP.

Thermal Consideration

General

The product is designed to operate in different thermal environments and sufficient cooling must be provided to ensure reliable operation. Cooling is achieved mainly by conduction, from the pins to the host board, and convection, which is dependent on the airflow across the product. Increased airflow enhances the cooling of the product.

The Output Current Derating graph found in the Output section for each model provides the available output current vs. ambient air temperature and air velocity at specified V_I.

The product is tested on a 254 x 254 mm, 35 µm (1 oz), test board mounted vertically in a wind tunnel with a cross-section of 608 x 203 mm. The test board has 16 layers.


Definition of Product Operating Temperature

The temperature at positions P1, P2, P3, P4 and P5 should not exceed the maximum temperatures in the table below. The number of measurement points may vary with different thermal design and topology. Temperatures above specified maximum measured at the specified positions are not allowed and may cause permanent damage.

Note that the max values are the absolute maximum rating (non destruction) and that the provided Electrical Specification data is guaranteed up to $T_{P1} =$ +95 °C.

Position	Description	Max Temperature
P1	N2, Power switch Reference point, hot spot	T _{P1} = 130 °C
P2	N3, Power switch	T _{P2} = 130 °C
P3	N1, Control circuit	T _{P3} = 125 °C
P4	L1, Power inductor	T _{P4} = 125 °C
P5	L2, Power inductor	T _{P5} = 125 °C

Horizontal versions




Temperature positions and air flow direction (top view).

muRata 🖭 Murata Power Solutions 🥬 kami OKDx-T/90-W12-xxx-C

90A Digital PoLDC-DC Converter Series

SIP version



Temperature positions and air flow direction.

Note that the same PCB is used for both Horizontal and SIP versions. Thus, the positions indicated in the pictures apply to both versions.

P1 is typically the hot spot (the position with the highest temperature). On the laydown versions only P4 and P5 are accessible when the module is soldered to the application board. However the temperature at P3 and the highest temperature at P1/P2 can be monitored via the PMBus interface (see section Monitoring via PMBus). If still only P4 and P5 are used when temperatures are recorded, the max allowed temperature at P4 and P5 should be lowered to 115 °C.

Definition of Reference Temperature T_{P1}

The temperature at position P1 has been used as a reference temperature for the Electrical Specification data provided.

Over Temperature Protection (OTP)

The products are protected from thermal overload by dual internal over temperature shutdown functions:

- Temperature in controller N1, located in position P3. 1.
- 2. The highest temperature of power switches N2 and N3, located in positions P1 and P2.

These temperatures are continuously monitored and when a temperature rises above the configured fault threshold level the product will respond as configured. The product can respond in several ways as follows:

- 1 Immediate and definite shutdown of output voltage until the fault is cleared by PMBus command CLEAR_FAULTS or the output voltage is re-enabled.
- Immediate shutdown of output voltage while the temperature is above 2. the warning threshold. Operation resumes automatically and the output is enabled when the temperature has fallen below the warning threshold, i.e. there is a hysteresis defined by the difference between the fault threshold and the warning threshold.

Default response is option 2. The default OTP thresholds and hysteresis are specified in Electrical Characteristics.

The OTP limit, hysteresis and response for temperature in position P3 is configured using the PMBus commands OT FAULT LIMIT. OT WARN LIMIT and OT_FAULT_RESPONSE.

The OTP limit, hysteresis and response for highest temperature of positions P1 and P2 are configured using the PMBus commands MFR_VMON_OV_FAULT_LIMIT and VMON_OV_FAULT_RESPONSE. For products operated in current sharing mode, response option 1 will

always be used, regardless of configuration.

90A Digital PoLDC-DC Converter Series

PCB Layout Consideration

The radiated EMI performance of the product will depend on the PCB layout and ground layer design. If a ground layer is used, it should be connected to the output of the product and the equipment ground or chassis. A ground layer will increase the stray capacitance in the PCB and improve the high frequency EMC performance.


Further layout recommendations are listed below.

- The pin strap resistors, R_{SET}, and R_{SA} should be placed as close to the product as possible to minimize loops that may pick up noise. Avoid capacitive load on these signals as it may result in false pin strap reading.
- Avoid current carrying planes under the pin strap resistors and the PMBus signals.
- The capacitors C_{IN} should be placed as close to the input pins as possible and with low impedance connections, e.g. using stitched vias around capacitors' terminals.

- The capacitors C_{OUT} should in general be placed close to the load. However typically you would like to place larger ceramic output capacitors close to the module output in order to handle the output ripple current. Low impedance connections must be used, e.g. stitched vias around capacitors' terminals.
- Care should be taken in the routing of the connections from the . sensed output voltage to the S+ and S- terminals. These sensing connections should be routed as a differential pair, preferably between ground planes which are not carrying high currents. The routing should avoid areas of high electric or magnetic fields. In case of current sharing (parallel) operation each module must sense at the same points.
- If possible use planes on several layers to carry V_i, V₀ and GND. There . should be a large number of vias close to the VIN, VOUT and GND pads in order to lower input and output impedances and improve heat spreading between the product and the host board.




Internal Circuit Diagram






Typical Application Circuit



Standalone operation with PMBus communication.




Typical Application Circuit – Parallel Operation



Parallel operation.




Pin Descriptions – SIP version



Pin layout, top view.

Pin Descriptions - Horizontal mount versions (TH and SMT)



Pin layout, top view (component placement for illustration only).


90A Digital PoL DC-DC Converter Series

Input/Output Connections - Pinout and Function

Pin	Designation	Туре	Function	
1A, 1B, 1C, 1D	VIN	Power	Input Voltage	
2A, 2B, 2C, 2D	GND	Power	Power Ground	
3A, 3B, 3C, 3D	VOUT	Power	Output Voltage	
4A	+S	I	Positive sense. Connect to output voltage close to the load.	
4B	-S	I	Negative sense. Connect to power ground close to the load.	
5A	VSET	I	Output voltage pin strap. Used with external resistor to set the nominal output voltage. See section Output Voltage Adjust using Pin-strap Resistor.	
5B	VTRK	I	Voltage Tracking input. Allows for tracking of output voltage to an external voltage. See section Voltage Tracking.	
6A	SALERT	0 Open-Drain	PMBus Alert. Asserted low when any of the configured protection mechanisms indicate a fault or a warning. See section Monitoring Faults.	
6B	SDA	I/O	PMBus Data. Data signal for PMBus communication. Requires a pull-up resistor even when unused. See section PMBus Interface.	
7A	SCL	I/O	PMBus Clock. Clock for PMBus communication. Requires a pull-up resistor even when unused. See section PMBus Interface.	
7B	FAULT	I/O	Fault Indicator. For standalone operation this pin is not used and shall be left unconnected. For parallel operation this pin shall be connected between products using 0 Ω resistors. See section Parallel Operation.	
8A	SA	I	PMBus address pin strap. Used with external resistor to assign a unique PMBus address to the product. May be left open if PMBus is not used. See section PMBus Addressing.	
8B	SYNC	I/O	External switching frequency synchronization input or output. May be left open if unused. See section Synchronization.	
9A	PG	0 Open-Drain	Power Good output. Asserted high when the product is ready to provide regulated output voltage to the load. See section Power Good.	
9B	CTRL	I	Remote Control. Can be used to enable/disable the output voltage of the product. May be left open if unused due to internal pull-up. See section Remote Control.	
10A	GCB	I/O	Group Communication Bus. Used for current sharing, and inter-device communication. See section Group Communication Bus.	
10B	PREF	Power	Pin-strap reference. Ground reference for pin-strap resistors.	
11, 12	NC	No Connect	Support pins. These pins are only available in the horizontal mount TH and SMT versions.	

90ADigital PoLDC-DC Converter Series

Mechanical Information – Single-Inline-Package version




FIO

All component placements - whether shown as physical components or symbolical outline - are for reference only and are subject to change throughout the product's life cycle, unless explicitly described and dimensioned in this drawing.

90ADigital PoLDC-DC Converter Series


Mechanical Information - Horizontal mount, (Thru-Hole version)



All component placements - whether shown as physical components or symbolical outline - are for reference only and are subject to change throughout the product's life cycle, unless explicitly described and dimensioned in this drawing.

90ADigital PoLDC-DC Converter Series

Mechanical Information - Horizontal mount, (SMT version)





All component placements - whether shown as physical components or symbolical outline - are for reference only and are subject to change throughout the product's life cycle, unless explicitly described and dimensioned in this drawing.


Soldering Information – Surface Mounting and Hole Mount through Pin in Paste Assembly

The surface mount product is intended for forced convection or vapor phase reflow soldering in SnPb or Pb-free processes.

The reflow profile should be optimised to avoid excessive heating of the product. It is recommended to have a sufficiently extended preheat time to ensure an even temperature across the host PWB and it is also recommended to minimize the time in reflow.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board, since cleaning residues may affect long time reliability and isolation voltage.

General reflow process specifications		SnPb eutectic	Pb-free
Average ramp-up (TPRODUCT)		3°C/s max	3°C/s max
Typical solder melting (liquidus) temperature	TL	183°C	221°C
Minimum reflow time above $T_{\scriptscriptstyle L}$		60 s	60 s
Minimum pin temperature	T _{PN}	210°C	235°C
Peak product temperature	TPRODUCT	225°C	260°C
Average ramp-down (TPRODUCT)		6°C/s max	6°C/s max
Maximum time 25°C to peak		6 minutes	8 minutes



Minimum Pin Temperature Recommendations

Pin number 3C is chosen as reference location for the minimum pin temperature recommendation since this will likely be the coolest solder joint during the reflow process.

SnPb solder processes

For SnPb solder processes, a pin temperature (T_{PIN}) in excess of the solder melting temperature, (T_{L} , 183°C for Sn63Pb37) for more than 60 seconds and a peak temperature of 220°C is recommended to ensure a reliable solder joint.

For dry packed products only: depending on the type of solder paste and flux system used on the host board, up to a recommended maximum temperature of 245°C could be used, if the products are kept in a controlled environment (dry pack handling and storage) prior to assembly.

Lead-free (Pb-free) solder processes

For Pb-free solder processes, a pin temperature (T_{PIN}) in excess of the solder melting temperature (T_L , 217 to 221°C for SnAgCu solder alloys) for more than 60 seconds and a peak temperature of 245°C on all solder joints is recommended to ensure a reliable solder joint.

Maximum Product Temperature Requirements

Top of the product PWB near pin 10A is chosen as reference location for the maximum (peak) allowed product temperature ($T_{PRODUCT}$) since this will likely be the warmest part of the product during the reflow process.

90A Digital PoLDC-DC Converter Series

SnPb solder processes

For SnPb solder processes, the product is qualified for MSL 1 according to IPC/JEDEC standard J-STD-020C.

During reflow TPRODUCT must not exceed 225 °C at any time.

Pb-free solder processes

For Pb-free solder processes, the product is qualified for MSL 3 according to IPC/JEDEC standard J-STD-020C.


During reflow T_{PRODUCT} must not exceed 260 °C at any time.

Dry Pack Information

Products intended for Pb-free reflow soldering processes are delivered in standard moisture barrier bags according to IPC/JEDEC standard J-STD-033 (Handling, packing, shipping and use of moisture/reflow sensitivity surface mount devices).

Using products in high temperature Pb-free soldering processes requires dry pack storage and handling. In case the products have been stored in an uncontrolled environment and no longer can be considered dry, the modules must be baked according to J-STD-033.

Thermocoupler Attachment



Soldering Information - Hole Mounting

The hole mounted product is intended for plated through hole mounting by wave or manual soldering. The pin temperature is specified to maximum to 270°C for maximum 10 seconds.

A maximum preheat rate of 4°C/s and maximum preheat temperature of 150°C is suggested. When soldering by hand, care should be taken to avoid direct contact between the hot soldering iron tip and the pins for more than a few seconds in order to prevent overheating.


A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board. The cleaning residues may affect long time reliability and isolation voltage.

Delivery Package Information


The products are delivered in antistatic trays (SIO variant) and in antistatic carrier tape (laydown variant EIA 481 standard).

All versions are delivered in dry pack.

Carrier Tape Specifications				
Material Antistatic PS				
Surface resistance	$10^{5} < 0$ hm/square $< 10^{10}$			
Bakeability	The tape is not bakeable			
Tape width, W72 mm [2.83 inch]				
Pocket pitch, P1 32 mm [1.26 inch]				
Pocket depth, K ₀	14.6 mm [0.575 inch]			
Reel diameter 330 mm [13 inch]				
Reel capacity 130 products /reel				
Reel weight 565 g empty [3347 g full reel]				



Tray Specifications Material ESD PS Surface resistance 10 < 0 hm/square $< 10^5$ The trays are not bakeable Bakeability Tray thickness 18 mm [0.724 inch] Box capacity 144 products (8 full trays/box) Tray weight 59.2 g empty [444.4 g full tray]



90ADigital PoLDC-DC Converter Series

90A Digital PoL DC-DC Converter Series

Product Qualification Specification

Characteristics						
External visual inspection	IPC-A-610					
Change of temperature (Temperature cycling)	IEC 60068-2-14 Na	Temperature range Number of cycles Dwell/transfer time	-40 to 100°C 1000 15 min/0-1 min			
Cold (in operation)	IEC 60068-2-1 Ad	Temperature T _A Duration	-45°C 72 h			
Damp heat	IEC 60068-2-67 Cy	Temperature Humidity Duration	85°C 85 % RH 1000 hours			
Dry heat	IEC 60068-2-2 Bd	Temperature Duration	125°C 1000 h			
Electrostatic discharge susceptibility	IEC 61340-3-1, JESD 22-A114 IEC 61340-3-2, JESD 22-A115	Human body model (HBM) Machine Model (MM)	Class 2, 2000 V Class 3, 200 V			
Immersion in cleaning solvents	IEC 60068-2-45 XA, method 2	Water Glycol ether Isopropyl alcohol	55°C 35°C 35°C			
Mechanical shock	IEC 60068-2-27 Ea	Peak acceleration Duration	100 g 6 ms			
Moisture reflow sensitivity ¹	J-STD-020C	Level 1 (SnPb-eutectic) Level 3 (Pb Free)	225°C 260°C			
Operational life test	MIL-STD-202G, method 108A	Duration	1000 h			
Resistance to soldering heat ²	IEC 60068-2-20 Tb, method 1A	Solder temperature Duration	270°C 10-13 s			
Robustness of terminations	IEC 60068-2-21 Test Ua1 IEC 60068-2-21 Test Ue1	Through hole mount products Surface mount products	All leads All leads			
Solderability	IEC 60068-2-58 test Td ¹	Preconditioning Temperature, SnPb Eutectic Temperature, Pb-free	150°C dry bake 16 h 215°C 235°C			
	IEC 60068-2-20 test Ta $^{\rm 2}$	Preconditioning Temperature, SnPb Eutectic Temperature, Pb-free	Steam ageing 235°C 245°C			
Vibration, broad band random	IEC 60068-2-64 Fh, method 1	Frequency Spectral density Duration	10 to 500 Hz 0.07 g²/Hz 10 min in each direction			

Notes

¹ Only for products intended for reflow soldering (surface mount products)

² Only for products intended for wave soldering (plated through hole products)

Appendix - PMBus Commands

This appendix contains a detailed reference of the PMBus commands supported by the product.

Data Formats

The products make use of a few standardized numerical formats, along with custom data formats. A detailed walkthrough of the above formats is provided in sections 7 and 8 of the PMBus Specification Part II. The custom data formats vary depending on the command, and are detailed in the command description.

Standard Commands

The functionality of commands with code 0x00 to 0xCF is usually based on the corresponding command specification provided in the PMBus Standard Specification Part II (see Power System Management Bus Protocol Documents below). However there might be different interpretations of the PMBus Standard Specification or only parts of the Standard Specification applied, thus the detailed command description below should always be consulted.

Forum Websites

The System Management Interface Forum (SMIF) http://www.powersig.org/

The System Management Interface Forum (SMIF) supports the rapid advancement of an efficient and compatible technology base that promotes power management and systems technology implementations. The SMIF provides a membership path for any company or individual to be active participants in any or all of the various working groups established by the implementer forums.

Power Management Bus Implementers Forum

(PMBUS-IF)

http://pmbus.org/

The PMBus-IF supports the advancement and early adoption of the PMBus protocol for power management. This website offers recent PMBus specification documents, PMBus articles, as well as upcoming PMBus presentations and seminars, PMBus Document Review Board (DRB) meeting notes, and other PMBus related news.

PMBus – Power System Management Bus Protocol Documents

These specification documents may be obtained from the PMBus-IF website described above. These are required reading for complete understanding of the PMBus implementation. This appendix will not re-address all of the details contained within the two PMBus Specification documents.

Specification Part I - General Requirements Transport And Electrical Interface Includes the general requirements, defines the transport and electrical interface and timing requirements of hard wired signals.

Specification Part II - Command Language Describes the operation of commands, data formats, fault management and defines the command language used with the PMBus.

SMBus – System Management Bus Documents

System Management Bus Specification, Version 2.0, August 3, 2000 This specification specifies the version of the SMBus on which Revision 1.2 of the PMBus Specification is based. This specification is freely available from the System Management Interface Forum Web site at: http://www.smbus.org/specs/

muRata Rower Solutions Mami OKDx-T/90-W12-xxx-C

90A Digital PoL DC-DC Converter Series

PMBus Command Summary and Factory Default Values

The default values provided in the table below is valid for the specified variant.

Code	Name	Data Format	Factory Default	Value
0x01	OPERATION	R/W Byte	0x80	
0x02	ON_OFF_CONFIG	R/W Byte	0x17	
0x03	CLEAR_FAULTS	Send Byte		
0x11	STORE_DEFAULT_ALL	Send Byte		
0x12	RESTORE_DEFAULT_ALL	Send Byte		
0x15	STORE_USER_ALL	Send Byte		
0x16	RESTORE_USER_ALL	Send Byte		
0x20	VOUT_MODE	Read Byte	0x13	
0x21	VOUT_COMMAND	R/W Word		
0x22	VOUT_TRIM	R/W Word	0x0000	0.0 V
0x23	VOUT_CAL_OFFSET	R/W Word	Unit Specific	
0x24	VOUT_MAX	R/W Word		
0x25	VOUT_MARGIN_HIGH	R/W Word		
0x26	VOUT_MARGIN_LOW	R/W Word		
0x27	VOUT_TRANSITION_RATE	R/W Word	0xBA00	1.0 V/ms
0x28	VOUT_DROOP	R/W Word	0x0000	0.0 mV/A
0x33	FREQUENCY_SWITCH	R/W Word	0xFA80	320.0 kHz
0x37	INTERLEAVE	R/W Word		
0x40	VOUT_OV_FAULT_LIMIT	R/W Word		
0x41	VOUT_OV_FAULT_RESPONSE	R/W Byte	0xBF	
0x44	VOUT_UV_FAULT_LIMIT	R/W Word		
0x45	VOUT_UV_FAULT_RESPONSE	R/W Byte	0xBF	
0x46	IOUT_OC_FAULT_LIMIT	R/W Word	0xEA30	70.0 A
0x4B	IOUT_UC_FAULT_LIMIT	R/W Word	0xE4E0	-50.0 A
0x4F	OT_FAULT_LIMIT	R/W Word	0xEBE8	125.0 °C
0x50	OT_FAULT_RESPONSE	R/W Byte	0xBF	
0x51	OT_WARN_LIMIT	R/W Word	0xEB70	110.0 °C
0x52	UT_WARN_LIMIT	R/W Word	0xE4E0	-50.0 °C
0x53	UT_FAULT_LIMIT	R/W Word	0xE490	-55.0 °C
0x54	UT_FAULT_RESPONSE	R/W Byte	0xBF	
0x55	VIN_OV_FAULT_LIMIT	R/W Word	0xDA00	16.0 V
0x56	VIN_OV_FAULT_RESPONSE	R/W Byte	0xBF	
0x57	VIN_OV_WARN_LIMIT	R/W Word	0xD3C0	15.0 V
0x58	VIN_UV_WARN_LIMIT	R/W Word	0xCB73	6.9 V
0x59	VIN_UV_FAULT_LIMIT	R/W Word	0xCB33	6.4 V
0x5A	VIN_UV_FAULT_RESPONSE	R/W Byte	0xBF	
0x5E	POWER_GOOD_ON	R/W Word	1	
0x60	TON_DELAY	R/W Word	0xCA80	5.0 ms
0x61	TON_RISE	R/W Word	0xCA80	5.0 ms
0x64	TOFF_DELAY	R/W Word	0x0000	0.0 ms
0x65	TOFF_FALL	R/W Word	0xCA80	5.0 ms
0x78	STATUS_BYTE	Read Byte		

90A Digital PoL DC-DC Converter Series

Code	Name	Data Format	Factory Default	Value
0x79	STATUS WORD	Read Word	-	
0x7A	STATUS_VOUT	Read Byte		
0x7B	STATUS IOUT	Read Byte		
0x7C	STATUS INPUT	Read Byte		
0x7D	STATUS TEMPERATURE	Read Byte		
0x7E	STATUS_CML	Read Byte		
0x80	STATUS MFR SPECIFIC	Read Byte		
0x88	READ VIN	Read Word		
0x8B	READ VOUT	Read Word		
0x8C	READ IOUT	Read Word		
0x8D	READ_TEMPERATURE_1	Read Word		
0x8E	READ TEMPERATURE 2	Read Word		
0x8F	READ_TEMPERATURE_3	Read Word		
0x94	READ_DUTY_CYCLE	Read Word		
0x95	READ FREQUENCY	Read Word		
0x98	PMBUS REVISION	Read Byte		
0x99	MFR ID	R/W Block (22)	Unit Specific	
0x9A	MFR_MODEL	R/W Block (14)	Unit Specific	
0x9B	MFR REVISION	R/W Block (24)	Unit Specific	
0x9C	MFR_LOCATION	R/W Block (7)	Unit Specific	
0x9D	MFR DATE	R/W Block (10)	Unit Specific	
0x9E	MFR SERIAL	R/W Block (13)	Unit Specific	
0xAD	IC DEVICE ID	Read Block (4)		
0xAE	IC DEVICE REV	Read Block (4)		
0xB0	USER_DATA_00	R/W Block (23)	Unit Specific	
0xB1	USER_DATA_01	R/W Block (8)	Unit Specific	
0xBF	DEADTIME MAX	R/W Word	0x3838	56 ns, 56 ns
0xCA	IOUTO CAL GAIN	R/W Word	Unit Specific	
0xCB	IOUT1 CAL GAIN	R/W Word	Unit Specific	
0xCC	IOUTO_CAL_OFFSET	R/W Word	Unit Specific	
0xCD	IOUT1_CAL_OFFSET	R/W Word	Unit Specific	
0xCE	MIN_VOUT_REG	R/W Word	0xF258	150.0 mV
0xD0	ISENSE_CONFIG	R/W Word	0x3206	
0xD1	USER_CONFIG	R/W Word	0x1480	
0xD3	GCB_CONFIG	R/W Word		
0xD4	POWER_GOOD_DELAY	R/W Word	0xC200	2.0 ms
0xD5	MULTI_PHASE_RAMP_GAIN	R/W Byte	0x03	
0xD6	INDUCTOR	R/W Word	0xAB9A	0.5 μH
0xD7	SNAPSHOT_FAULT_MASK	R/W Word	0x0200	
0xD8	OVUV_CONFIG	R/W Byte	0x0F	
0xD9	XTEMP_SCALE	R/W Word	0xBA00	
0xDA	XTEMP_0FFSET	R/W Word	0x0000	0.0 °C
0xDB	MFR_SMBALERT_MASK	R/W Block (7)	0x220000000	0000
0xDC	TEMPCO_CONFIG	R/W Byte	0x2D	45 x 100ppm/°C
0xDD	DEADTIME	R/W Word	0x1010	16 ns, 16 ns
0xDE	DEADTIME_CONFIG	R/W Word	0x8888	8 x 2ns, 8 x 2ns
0xDF	ASCR_CONFIG	R/W Block (4)	0x015A012C	
0xE0	SEQUENCE	R/W Word	0x0000	

90A Digital PoL DC-DC Converter Series

Code	Name	Data Format	Factory Default	Value
0xE1	TRACK_CONFIG	R/W Byte	0x00	
0xE2	GCB_GROUP	R/W Block (4)	0x00000000	
0xE3	READ_IOUT1	Read Word		
0xE4	DEVICE_ID	Read Block (16)		
0xE5	MFR_IOUT_OC_FAULT_RESPONSE	R/W Byte	0xBF	
0xE6	MFR_IOUT_UC_FAULT_RESPONSE	R/W Byte	0xBF	
0xE7	IOUT_AVG_OC_FAULT_LIMIT	R/W Word	0xE390	57.0 A
0xE8	IOUT_AVG_UC_FAULT_LIMIT	R/W Word	0xDC40	-30.0 A
0xE9	MFR_USER_CONFIG	R/W Word	0x0000	
0xEA	SNAPSHOT	Read Block (32)		
0xEB	BLANK_PARAMS	Read Block (16)		
0xF0	LEGACY_FAULT_GROUP	R/W Block (4)	0x00000000	
0xF2	READ_IOUT0	Read Word		
0xF3	SNAPSHOT_CONTROL	R/W Byte	0x00	
0xF5	MFR_VMON_OV_FAULT_LIMIT	R/W Word	0xCA33	4.4 V
0xF6	MFR_VMON_UV_FAULT_LIMIT	R/W Word	0xBA00	1.0 V
0xF7	MFR_READ_VMON	Read Word		
0xF8	VMON_OV_FAULT_RESPONSE	R/W Byte	0xBF	
0xF9	VMON_UV_FAULT_RESPONSE	R/W Byte	0x00	
0xFA	SECURITY_LEVEL	Read Byte		
0xFB	PRIVATE_PASSWORD	R/W Block (9)	Unit Specific	
0xFC	PUBLIC_PASSWORD	R/W Block (4)	Unit Specific	
0xFD	UNPROTECT	R/W Block (32)	Unit Specific	

PMBus Command Details

OPERATION (0x01)

Transfer Type: R/W Byte Description: Controls enable and margin operations.

Bit	Function	Description	Value	Function	Description
7:6	Enable	Make the device enable or disable if PMBus Enable has been	00	Immediate Off	Disable Immediately without controlled ramp-down.
		activated in ON_OFF_CONFIG.	01	Soft Off	Disable "Softly" by controlled ramp-down defined by TOFF_FALL.
			10	Enable	Enable device to the chosen voltage level.
5:4	Margin	Select between margin high/low states or nominal output.	00	Nominal	Operate at nominal output voltage.
			01	Margin Low	Operate at voltage set by command VOUT_MARGIN_LOW.
			10	Margin High	Operate at voltage set by command VOUT_MARGIN_HIGH.



90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Function	Description
3:2	Act on Fault	Controls whether the device during margining will ignore or	01	Ignore Faults	Ignore Faults when in a margined state.
		handle overvoltage/undervoltage warnings and faults and respond as programmed by the fault response commands.	10	Act on Faults	Act on Faults when in a margined state.

ON_OFF_CONFIG (0x02)

Transfer Type: R/W Byte

Description: Configures how the device is controlled by the CTRL pin and the PMBus.

Bit	Function	Description	Value	Function	Description
4	Powerup Operation		1	CTRL pin or PMBus	Device does not power up until commanded by the CTRL pin or OPERATION command.
3	PMBus Enable Mode	Controls how the device responds to the PMBus command	0	Ignore PMBus command	Ignores the on/off portion of the OPERATION command.
		OPERATION.	1	Use PMBus command	Device requires on by OPERATION command to enable the output voltage.
2	Enable Pin Mode	Controls how the device responds to the CTRL pin.	0	Ignore CTRL pin	Device ignores the CTRL pin.
			1	Use CTRL pin	Device requires the CTRL pin to be asserted to enable the output voltage.
1	Enable Pin Polarity	Polarity of the CTRL pin.	0	Active Low	CTRL pin will cause device to enable when driven low.
			1	Active High	CTRL pin will cause device to enable when driven high.
0	Disable Action	CTRL pin action when commanding the output to turn	0	Soft Off	Use the configured turn off delay and fall time.
		off.	1	Immediate Off	Turn off the output and stop transferring energy to the output as fast as possible. The device's product literature shall specify whether or not the device sinks current to decrease the output voltage fall time.

CLEAR_FAULTS (0x03)

Transfer Type: Send Byte Description: Clears all fault status bits

STORE_DEFAULT_ALL (0x11)

Transfer Type: Send Byte Description: Commands the device to store its configuration into the Default Store.

RESTORE_DEFAULT_ALL (0x12)



90A Digital PoLDC-DC Converter Series

Transfer Type: Send Byte

Description: Commands the device to restore its configuration from the Default Store.

STORE_USER_ALL (0x15)

Transfer Type: Send Byte

Description: Stores, at the USER level, all PMBus values that were changed since the last restore command. To add to the USER store, perform a RESTORE USER ALL, write commands to be added, then STORE USER ALL. Wait 20 ms after a STORE USER ALL command before issuing another PMBus command.

RESTORE USER ALL (0x16)

Transfer Type: Send Byte

Description: Restores PMBus settings that were stored using STORE USER ALL. This command is automatically performed at power up. The values restored will overwrite the values previously loaded by the RESTORE DEFAULT ALL command. The security level is changed to Level 1 following this command. Wait 20 ms after a RESTORE USER ALL command before issuing another PMBus command.

VOUT MODE (0x20)

Transfer Type: Read Byte Description: Controls how future VOUT-related commands parameters will be interpreted.

Bit	Function	Description	Format
4:0		Five bit two's complement EXPONENT for the MANTISSA delivered as the	Integer Signed
		data bytes for VOUT_COMMAND in VOUT_LINEAR Mode.	

Bit	Function	Description	Value	Function	Description
7:5		Selection of mode for	000	Linear	Linear Mode Format.
		representation of output voltage	001	VID	VID Mode.
		parameters.	010	Direct	Direct Mode.

VOUT COMMAND (0x21)

Transfer Type: R/W Word Description: Sets the nominal value of the output voltage.

Bit	Description	Format	Unit
15:0	Sets the nominal value of the output voltage.	Vout Mode	٧
		Unsigned	

VOUT TRIM (0x22)

Transfer Type: R/W Word

Description: Configures a fixed offset to be applied to the output voltage when enabled.

Bit	Description	Format	Unit
15:0	Sets VOUT trim value. The range is limited to $+/-150$ mV.	Vout Mode	٧
		Signed	

VOUT_CAL_OFFSET (0x23)

Transfer Type: R/W Word

Description: Configures a fixed offset to be applied to the output voltage when enabled.

90ADigital PoLDC-DC Converter Series

	Bit	Description	Format	Unit
	15:0	Sets VOUT calibration offset(same function as VOUT_TRIM).	Vout Mode	V
L			Signed	

VOUT_MAX (0x24)

Transfer Type: R/W Word

Description: Configures the maximum allowed output voltage.

Bit	Description	Format	Unit
15:0	If the device is commanded to a Vout value higher than this level, the output voltage will be	Vout Mode	٧
	clamped to this level. The max VOUT_MAX setting is 115% of the VSET pin-strap setting.	Unsigned	

VOUT_MARGIN_HIGH (0x25)

Transfer Type: R/W Word

Description: Configures the target for margin-up commands.

Bit	Description	Format	Unit
15:0	Sets the output voltage value during a margin high.	Vout Mode	V
		Unsigned	

VOUT MARGIN LOW (0x26)

Transfer Type: R/W Word

Description: Configures the target for margin-down commands.

Bit	Description	Format	Unit
15:0	Sets the output voltage value during a margin low.	Vout Mode	V
		Unsigned	

VOUT TRANSITION RATE (0x27)

Transfer Type: R/W Word

Description: Sets the transition rate when changing output voltage.

Bit	Description	Format	Unit
15:0	Configures the transition time for margining and on-the-fly VOUT_COMMAND changes.	Linear	V/ms

VOUT DROOP (0x28)

Transfer Type: R/W Word

Description: Configures a droop of output voltage.

Bit	Description	Format	Unit
15:0	Sets the effective load line (V/I slope) for the rail in which the device is used. When the device is part of a current sharing rail, this value must be non-zero and the same for all devices in the rail.	Linear	mV/A

FREQUENCY_SWITCH (0x33)

Transfer Type: R/W Word

Description: Controls the switching frequency.

Bit	Description	Format	Unit
www.i	nurata-ps.com/support		

90A Digital PoL DC-DC Converter Series

Bit	Description	Format	Unit
15:0	Sets the switching frequency in 1 kHz steps. The specified range is 200 - 640 kHz.	Linear	kHz

INTERLEAVE (0x37)

Transfer Type: R/W Word

Description: Configures the phase offset with respect to a common SYNC clock.

Bit	Function	Description	Format
15:8	Dummy	Not used.	Integer Unsigned
7:4	Number of Rails	Value 0-15. Sets the number of rails in the group. A value of 0 is interpreted as 16.	Integer Unsigned
3:0	Rail Position	Value 0-15. Sets position of the device's rail within the group.	Integer Unsigned

VOUT_OV_FAULT_LIMIT (0x40)

Transfer Type: R/W Word

Description: Sets the VOUT overvoltage fault threshold.

Bit	Description	Format	Unit
15:0	Sets the VOUT overvoltage fault threshold.	Vout Mode	V
		Unsigned	

VOUT_OV_FAULT_RESPONSE (0x41)

Transfer Type: R/W Byte

Description: Sets the VOUT OV fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value $+1$) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	
			100	175 ms	
			101	210 ms	

90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Function	Description
			110	245 ms	
			111	280 ms	

VOUT_UV_FAULT_LIMIT (0x44)

Transfer Type: R/W Word

Description: Sets the VOUT under-voltage fault threshold. This threshold is also used for deasserting PG (Power Good).

Bit	Description	Format	Unit
15:0	Sets the VOUT under-voltage fault threshold	Vout Mode	٧
		Unsigned	

VOUT_UV_FAULT_RESPONSE (0x45)

Transfer Type: R/W Byte

Description: Sets the VOUT UV LIMIT Response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value $+1$) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

IOUT_OC_FAULT_LIMIT (0x46)

Transfer Type: R/W Word Description: Sets the output over-current peak limit.

Bit Description

90A Digital PoL DC-DC Converter Series

Bit	Description	Format	Unit
15:0	Sets the IOUT overcurrent peak fault threshold for each phase, i.e. either phase can trigger an overcurrent fault. Thus, the effective fault threshold will be twice the value of this command.	Linear	A

IOUT_UC_FAULT_LIMIT (0x4B)

Transfer Type: R/W Word

Description: Sets the output under-current peak limit.

Bit	Description	Format	Unit
15:0	Sets the IOUT undercurrent peak fault threshold for each phase, i.e. either phase can trigger an undercurrent fault. Thus, the effective fault threshold will be twice the value of this command.	Linear	A

OT_FAULT_LIMIT (0x4F)

Transfer Type: R/W Word

Description: Sets the over-temperature fault limit.

Bit	Description	Format	Unit
15:0	Sets the over-temperature fault threshold.	Linear	°C

OT_FAULT_RESPONSE (0x50)

Transfer Type: R/W Byte

Description: Sets the over-temperature fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value $+1$) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	
			100	175 ms	
			101	210 ms	



90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Function	Description
			110	245 ms	
			111	280 ms	

OT_WARN_LIMIT (0x51)

Transfer Type: R/W Word

Description: Sets the over-temperature warning limit.

Bit	Description	Format	Unit
15:0	Sets the over-temperature warning threshold.	Linear	°C

UT_WARN_LIMIT (0x52)

Transfer Type: R/W Word

Description: Sets the under-temperature warning limit.

Bit	Description	Format	Unit
15:0	Sets the undertemperature warning threshold.	Linear	0°

UT_FAULT_LIMIT (0x53)

Transfer Type: R/W Word Description: Sets the under-temperature fault limit.

Bit	Description	Format	Unit
15:0	Sets the undertemperature fault threshold.	Linear	°C

UT_FAULT_RESPONSE (0x54)

Transfer Type: R/W Byte

Description: Sets the under-temperature fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value +1) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	

90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Function	Description
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

VIN_OV_FAULT_LIMIT (0x55)

Transfer Type: R/W Word

Description: Sets the input over-voltage fault limit.

Bit	Description	Format	Unit
15:0	Sets the VIN overvoltage fault threshold.	Linear	V

VIN_OV_FAULT_RESPONSE (0x56)

Transfer Type: R/W Byte

Description: Sets the input over-voltage fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value $+1$) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

VIN_OV_WARN_LIMIT (0x57)

Transfer Type: R/W Word Description: Sets the input over-voltage warning limit.

90A Digital PoL DC-DC Converter Series

Bit	Description	Format	Unit
15:0	Sets the VIN overvoltage warning threshold.	Linear	V

VIN_UV_WARN_LIMIT (0x58)

Transfer Type: R/W Word

Description: Sets the input under-voltage warning limit.

Bit	Description	Format	Unit
15:0	Sets the VIN undervoltage warning threshold.	Linear	٧

VIN_UV_FAULT_LIMIT (0x59)

Transfer Type: R/W Word

Description: Sets the input under-voltage fault limit.

Bit	Description	Format	Unit
15:0	Sets the VIN undervoltage fault threshold.	Linear	V

VIN_UV_FAULT_RESPONSE (0x5A)

Transfer Type: R/W Byte

Description: Sets the input under-voltage fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value $+1$) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

POWER_GOOD_ON (0x5E)

90A Digital PoL DC-DC Converter Series

Transfer Type: R/W Word

Description: Sets the output voltage threshold for asserting PG (Power Good).

Bit	Description	Format	Unit
15:0	Sets the output voltage threshold for asserting PG (Power Good).	Vout Mode	٧
		Unsigned	

TON_DELAY (0x60)

Transfer Type: R/W Word

Description: Sets the turn-on delay time

Bit	Description	Format	Unit
15:0	Sets the delay time from ENABLE to start of the rise of the output voltage. The time can range from 3 ms up to 250 ms.	Linear	ms

TON_RISE (0x61)

Transfer Type: R/W Word

Description: Sets the turn-on ramp-up time.

Bit	Description	Format	Unit
15:0	Sets the rise time of VOUT after ENABLE and On Delay. The time can range from 0 ms to 100 ms.	Linear	ms

TOFF_DELAY (0x64)

Transfer Type: R/W Word Description: Sets the turn-off delay.

Bit	Description	Format	Unit
15:0	Sets the delay time from DISABLE to start of the fall of the output voltage. Normally the time can range from 4 ms up to 250 ms. A value of 0 ms can be set to guarantee a fast shut-off, but this will force the device to Immediate Off behaviour, even if soft-off, i.e. ramp-down, is configured (in ON_OFF_CONFIG).	Linear	ms

TOFF_FALL (0x65)

Transfer Type: R/W Word

Description: Sets the turn-off ramp-down time.

Bit	Description	Format	Unit
15:0	Sets the fall time for VOUT after DISABLE and Off Delay. The time can range from 0 ms to 100 ms.	Linear	ms

STATUS_BYTE (0x78)

Transfer Type: Read Byte Description: Returns a brief fault/warning status byte.

Bit	Function	Description	Value	Description
7	Busy	A fault was declared because the device was busy	0	No fault
		and unable to respond.	1	Fault
6	Off	This bit is asserted if the unit is not providing	0	No fault

90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Description
		power to the output, regardless of the reason, including simply not being enabled.	1	Fault
5	Vout Overvoltage	An output overvoltage fault has occurred.	0	No fault
	Fault		1	Fault
4	lout Overcurrent Fault	An output overcurrent fault has occurred.	0	No fault
			1	Fault
3	Vin Undervoltage	An input undervoltage fault has occurred.	0	No fault
	Fault		1	Fault
2	Temperature	A temperature fault or warning has occurred.	0	No fault
			1	Fault
1	Communication/Logic	A communications, memory or logic fault has	0	No fault
		occurred.	1	Fault

STATUS_WORD (0x79)

Transfer Type: Read Word Description: Returns an extended fault/warning status byte.

Bit	Function	Description	Value	Description
15	Vout	An output voltage fault or warning has occurred.	0	No fault
			1	Fault
14	lout	An output current fault or warning has occurred.	0	No Fault.
			1	Fault.
13	Input	An input voltage, input current, or input power fault	0	No Fault.
		or warning has occurred.	1	Fault.
12	Mfr	A manufacturer specific fault or warning has	0	No Fault.
		occurred.	1	Fault.
11	Power-Good	The Power-Good signal, if present, is negated.	0	No Fault.
			1	Fault.
9	Other	A bit in STATUS_VOUT, STATUS_IOUT,	0	No Fault.
		STATUS_INPUT, STATUS_TEMPERATURE, STATUS_CML or STATUS_MFR_SPECIFIC is set.	1	Fault.
7	Busy	A fault was declared because the device was busy	0	No Fault.
		and unable to respond.	1	Fault.
6	Off	This bit is asserted if the unit is not providing	0	No Fault.
		power to the output, regardless of the reason, including simply not being enabled.	1	Fault.
5	Vout Overvoltage	An output overvoltage fault has occurred.	0	No Fault.
	Fault		1	Fault.
4	lout Overcurrent Fault	An output overcurrent fault has occurred.	0	No Fault.
			1	Fault.
3	Vin Undervoltage	An input undervoltage fault has occurred.	0	No Fault.
	Fault		1	Fault.
2	Temperature	A temperature fault or warning has occurred.	0	No Fault.
			1	Fault.
1	Communication/Logic	A communications, memory or logic fault has	0	No fault.
		occurred.	1	Fault.

STATUS_VOUT (0x7A)

90A Digital PoL DC-DC Converter Series

Transfer Type: Read Byte

Description: Returns Vout-related fault/warning status bits.

Bit	Function	Description	Value	Description
7	Vout Overvoltage	Vout Overvoltage Fault.	0	No Fault.
	Fault		1	Fault.
4	Vout Undervoltage	Vout Undervoltage Fault.	0	No Fault.
	Fault		1	Fault.

STATUS_IOUT (0x7B)

Transfer Type: Read Byte Description: Returns lout-related fault/warning status bits.

Bit	Function	Description	Value	Description
7	lout Overcurrent Fault	lout Overcurrent Fault.	0	No Fault.
			1	Fault.
4	lout Undercurrent	lout Undercurrent Fault.	0	No Fault.
	Fault		1	Fault.

STATUS_INPUT (0x7C)

Transfer Type: Read Byte

Description: Returns VIN/IIN-related fault/warning status bits.

Bit	Function	Description	Value	Description
7	Vin Overvoltage Fault	Vin Overvoltage Fault.	0	No Fault.
			1	Fault.
6	Vin Overvoltage	VIN Overvoltage Warning.	0	No Warning.
	Warning		1	Warning.
5	Vin Undervoltage	Vin Undervoltage Warning.	0	No Warning.
	Warning		1	Warning.
4	Vin Undervoltage	Vin Undervoltage Fault.	0	No Fault.
	Fault		1	Fault.

STATUS_TEMPERATURE (0x7D)

Transfer Type: Read Byte

Description: Returns the temperature-related fault/warning status bits

Bit	Function	Description	Value	Description
7	Overtemperature	Overtemperature Fault.	0	No Fault.
	Fault		1	Fault.
6	Overtemperature	Overtemperature Warning.	0	No Warning.
	Warning		1	Warning.
5	Undertemperature	Undertemperature Warning.	0	No Warning.
	Warning		1	Warning.
4	Undertemperature	Undertemperature Fault.	0	No Fault.
	Fault		1	Fault.
3	Internal Temp Sensor	A warning or fault occurred from the internal	0	No Fault.
	Fault	temperature sensor.	1	Fault.
2	External Temp	A warning or fault occurred from the external	0	No Fault.

90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Description
	Sensor 0 Fault	temperature sensor 0 (not used).	1	Fault.
1	External Temp	A warning or fault occurred from the external	0	No Fault.
	Sensor 1 Fault	temperature sensor 1 (not used).	1	Fault.

STATUS_CML (0x7E)

Transfer Type: Read Byte

Description: Returns Communication/Logic/Memory-related fault/warning status bits.

Bit	Function	Description	Value	Description
7	Invalid Or Unsupported	Invalid Or Unsupported Command Received.	0	No Invalid Command Received.
	Command Received		1	Invalid Command Received.
6	Invalid Or Unsupported Data	Invalid Or Unsupported Data Received.	0	No Invalid Data Received.
	Received		1	Invalid Data Received.
5	Packet Error Check	Packet Error Check (PEC) Failed.	0	No Failure.
	Failed		1	Failure.
3	CRC Fault	A CRC fault was detected.	0	No Fault.
			1	Fault.
2	CPU Fault	A CPU fault was detected.	0	No Fault.
			1	Fault.
1	Other Communication	A PMBus command tried to write to a read-only or	0	No Fault.
	Fault	protected command, or a communication fault other than the ones listed in this table has occurred.	1	Fault.

STATUS_MFR_SPECIFIC (0x80)

Transfer Type: Read Byte

Description: Returns manufacturer specific status information.

Bit	Function	Description	Value	Description
7	Multi phase init error	A phase or phases of a multi-phase current sharing	0	No Fault.
		group did not initialize.	1	Fault.
6	GCB fault	An error occurred in GCB communication	0	No Fault.
			1	Fault.
5	VMON UV warning	VMON under voltage warning. The warning limit is	0	No Fault.
		110% of the configured VMON UV fault limit.	1	Fault.
4	VMON OV warning	VMON over voltage warning. The warning limit is	0	No Fault.
		95% of the configured VMON OV fault limit.	1	Fault.
3	Clock Fail/Loss of	External Switching Period Fault (TSW); indicates	0	No Fault.
	sync	loss of external SYNC clock.	1	Fault.
2	Group fault	A rail in the fault group has failed.	0	No Fault.
			1	Fault.
1	VMON UV fault	VMON under voltage fault	0	No Fault.
			1	Fault.
0	VMON OV fault	VMON over voltage fault.	0	No Fault.
			1	Fault.



90ADigital PoLDC-DC Converter Series

READ VIN (0x88)

Transfer Type: Read Word Description: Returns the measured input voltage.

Bit	Description	Format	Unit
15:0	Returns the input voltage reading.	Linear	V

READ VOUT (0x8B)

Transfer Type: Read Word

Description: Returns the measured output voltage.

Bit	Description	Format	Unit
15:0	Returns the measured output voltage.	Vout Mode	V
		Unsigned	

READ_IOUT (0x8C)

Transfer Type: Read Word

Description: Returns the measured output current.

Bit	Description	Format	Unit
15:0	Returns the output current reading. The device will NACK this command when not enabled	Linear	А
	and not in the USER_CONFIG monitor mode.		

READ_TEMPERATURE_1 (0x8D)

Transfer Type: Read Word

Description: Returns the measured temperature (internal).

Bit	Description	Format	Unit
15:0	Returns the measured temperature of internal sensor.	Linear	°C

READ_TEMPERATURE_2 (0x8E)

Transfer Type: Read Word

Description: Returns the measured temperature of external sensor 0 (not used).

Bit	Description	Format	Unit
15:0	Returns the measured temperature of external sensor 0 (not used).	Linear	0°

READ_TEMPERATURE_3 (0x8F)

Transfer Type: Read Word

Description: Returns the measured temperature of external sensor 1 (not used).

Bit	Description	Format	Unit
15:0	Returns the measured temperature of external sensor 1 (not used).	Linear	°C

READ_DUTY_CYCLE (0x94)

Transfer Type: Read Word

Description: Returns the measured duty cycle in percent.

90A Digital PoL DC-DC Converter Series

Bit	Description	Format	Unit
15:0	Returns the target duty cycle during the ENABLE state. The device will NACK this command	Linear	%
	when not enabled and not in the USER_CONFIG monitor mode.		

READ_FREQUENCY (0x95)

Transfer Type: Read Word

Description: Returns the measured switching frequency.

Bit	Description	Format	Unit
15:0	Returns the measured operating switch frequency.	Linear	kHz

PMBUS_REVISION (0x98)

Transfer Type: Read Byte

Description: Returns the PMBus revision number for this device.

Bit	Function	Description	Value	Function	Description
7:4	Part I Revision	Part I Revision.	0000	1.0	Part I Revision 1.0.
			0001	1.1	Part I Revision 1.1.
			0010	1.2	Part I Revision 1.2.
3:0	Part II Revision	Part II Revision.	0000	1.0	Part II Revision 1.0.
			0001	1.1	Part II Revision 1.1.
			0010	1.2	Part II Revision 1.2.

MFR ID (0x99)

Transfer Type: R/W Block (22 bytes) Description: Sets the manufacturer ID String.

Bit	Description	Format
21:0	Maximum of 22 characters.	ASCII

MFR_MODEL (0x9A)

Transfer Type: R/W Block (14 bytes) Description: Sets the manufacturer model string.

Bit	Description	Format
13:0	Maximum of 14 characters.	ASCII

MFR_REVISION (0x9B)

Transfer Type: R/W Block (24 bytes) Description: Sets the manufacturer revision string.

Bit	Description	Format
23:0	Maximum of 24 characters.	ASCII

MFR_LOCATION (0x9C)

Transfer Type: R/W Block (7 bytes) Description: Sets the manufacturer location string.

Bit	Description	Format
www.i	murata-ps.com/support	

90ADigital PoLDC-DC Converter Series

Bit	Description	Format
6:0	Maximum of 7 characters.	ASCII

MFR_DATE (0x9D)

Transfer Type: R/W Block (10 bytes) Description: Sets the manufacturer date at YYMMDD.

Bit	Description	Format
9:0	Maximum of 10 characters.	ASCII

MFR SERIAL (0x9E)

Transfer Type: R/W Block (13 bytes) Description: Sets the manufacturer serial string.

Bit	Description	Format
12:0	Maximum of 13 characters.	ASCII

IC DEVICE ID (0xAD)

Transfer Type: Read Block (4 bytes) Description:

Bit	Description	Format
3:0		ASCII fixed length

IC DEVICE REV (0xAE)

Transfer Type: Read Block (4 bytes) Description:

Bit	Description	Format
3:0		ASCII fixed length

USER_DATA_00 (0xB0)

Transfer Type: R/W Block (23 bytes) Description: Sets a user defined data string.

Bit	Description	Format
22:0	Maximum of 23 characters.	ASCII

USER_DATA_01 (0xB1)

Transfer Type: R/W Block (8 bytes)

Description: Sets a user defined data string. This is a fixed length command with dedicated 8 bytes. If the string is shorter than 8 characters the program will fill with zero data up to 8 bytes.

Bit	Description	Format
7:0	Maximum of 8 characters.	ASCII fixed length

DEADTIME MAX (0xBF)

Transfer Type: R/W Word

Description: Sets the maximum deadtime value for the adaptive deadtime algorithm.

90ADigital PoLDC-DC Converter Series

Bit	Function	Description	Format	Unit
14:8	Deadtime max	Value 0 to 60 ns. Maximum allowed H-L (high-side to low-side) deadtime.	Integer Signed	ns
6:0	Deadtime max	Value 0 to 60 ns. Maximum allowed L-H (low-side to high-side) deadtime.	Integer Signed	ns

IOUTO_CAL_GAIN (0xCA)

Transfer Type: R/W Word

Description: Sets the current sense resistance for phase 0.

Bit	Description	Format	Unit
15:0	Sets the effective impedance for phase 0 current sensing at +25°C.	Linear	mΩ

IOUT1 CAL GAIN (0xCB)

Transfer Type: R/W Word

Description: Sets the current sense resistance for phase 1.

Bit	Description	Format	Unit
15:0	Sets the effective impedance for phase 1 current sensing at +25°C.	Linear	mΩ

IOUTO_CAL_OFFSET (0xCC)

Transfer Type: R/W Word

Description: Sets the current-sense offset for phase 0.

Bit	Description	Format	Unit
15:0	Sets an offset to phase 0 IOUT readings. Use to compensate for delayed measurements of	Linear	Α
	current ramp.		

IOUT1_CAL_OFFSET (0xCD)

Transfer Type: R/W Word

Description: Sets the current-sense offset for phase 1.

Bit	Description	Format	Unit
15:0	Sets an offset to phase 1 IOUT readings. Use to compensate for delayed measurements of current ramp.	Linear	A

MIN_VOUT_REG (0xCE)

Transfer Type: R/W Word

Description: Minimum regulation voltage.

15:0 Sets the minimum output voltage that the device will attempt to regulate to during start-up Linear	Bit	Description	Format	Unit
and shut-down ramps.	15:0		Linear	mV

ISENSE CONFIG (0xD0)

Transfer Type: R/W Word

Description: Configures the current sense circuitry.



90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Function	Description
15:11	Current Sense	Sets the current sense blanking	00000	0 ns	
	Blanking	time (i.e. the time after switch	00001	32 ns	
	Delay	transition before current	00010	64 ns	
		measurement starts) in	00011	96 ns	
		increments of 32ns.	00100	128 ns	
			00101	160 ns	
			00110	192 ns	
			00111	224 ns	
			01000	256 ns	
			01001	288 ns	
			01010	320 ns	
			01011	352 ns	
			01100	384 ns	
			01101	416 ns	
			01110	448 ns	
			01111	480 ns	
			10000	512 ns	
			10001	544 ns	
			10010	576 ns	
			10011	608 ns	
			10100	640 ns	
			10101	672 ns	
			10110	704 ns	
			10111	736 ns	
			11000	768 ns	
			11001	800 ns	
			11010	832 ns	
10:8	Current Sense	Sets the number of consecutive	000	1	
	Fault Count	over-current (OC) or under-	001	3	
		current (UC) events required for a	010	5	
		fault. An event can occur once	011	7	
		during each switching cycle. For	100	9	
		example, if 5 is selected, an OC	101	11	
		or UC event must occur for 5	110	13	
		consecutive switching cycles,	111	15	
		resulting in a delay of at least 5			
2.0	Current Carac	switching periods.	01		Monouromente et deurs stars st
3:2	Current Sense Control	Selection of DCR current sensing method across inductor.	01	DCR Down Slope	Measurements at down slope of ripple current.
			10	DCR Up Slope	Measurements at up slope of ripple current.
1:0	Current Sense Range	Sets the range of the current sense ADC.	00	Low range ±25 mV	
			01	Mid range ±35 mV	
			10	High range ±50 mV	

90A Digital PoL DC-DC Converter Series

Transfer Type: R/W Word

Description: Sets misc. device configurations.

Bit	Function	Description	Format
15:11	Minimum Duty	Value 0-31. Sets the minimum duty cycle to 2 x (value + 1) / 512 x Tsw	Integer Unsigned
	Cycle	when enabled by Bit 7 (Tsw $=$ switching period).	

Bit	Function	Description	Value	Function	Description
10	Power device	Enable or disable power device	1		Power device drive is enabled.
	drive	drive.	0		Power device drive is disabled.
7	Min. Duty	Enable or disable minimum duty	1		Minimum Duty Cycle Enabled.
	Cycle Control	cycle.	0		Minimum Duty Cycle Disabled.
2	PG Pin Output	PG Pin Output Control.	0	Open-Drain	PG is open-drain
	Control		1	Push-Pull	PG is push-pull
1	Ext. Temp	Enable or disable external	1		External temperature sensor
	Sense	temperature sensor (not used).			enabled.
		When enabled it will be used for temp compensation of read	0		External temperature sensor disabled.
		current.			
0	Ext. Temp	Selects external temperature	1		Select external temperature
	Sense for	sensor to determine temperature			sensor.
	Faults	faults (not used).	0		Do not select external
					temperature sensor (internal
					sensor is used).

GCB_CONFIG (0xD3)

Transfer Type: R/W Word

Description: Configures the Group Communication Bus addressing and current sharing.

Bit	Function	Description	Format
12:8	GCB/Rail ID	Value 0-31. Sets the rail's GCB ID for current sharing, sequencing and fault spreading. All devices within a current sharing group must be assigned the same GCB ID.	Integer Unsigned

Bit	Function	Description	Value	Function	Description
15:13	Phase ID	Value 0-3. Sets a device's	00	Position 1	
		position within a current sharing	01	Position 2	
		group (-1).	10	Position 3	
			11	Position 4	
3:0	Phases in rail	Value 1, 3, 5 or 7. Identifies the	001	2 phases	
		number of phases on the same	011	4 phases	
		rail.	101	6 phases	
			111	8 phases	

POWER GOOD DELAY (0xD4)

Transfer Type: R/W Word

Description: Sets the Power-Good delay time.

Bit	Description
-----	-------------

90A Digital PoLDC-DC Converter Series

Bit	Description	Format	Unit
15:0	Sets the delay applied between the output exceeding the PG threshold (POWER_GOOD_ON) and asserting the PG pin. The delay time can range from 0 ms up to 5000 ms. Inside the device, the set value will be rounded to closest integer value.	Linear	ms

MULTI PHASE RAMP GAIN (0xD5)

Transfer Type: R/W Byte

Description: This command value indirectly determines the output voltage rise time for current sharing rails. Typical gain values range from 1 to 5. Lower gain values produce longer ramp times. This ramp mode is automatically selected when the product is configured for current sharing. When in current sharing ramp mode, the normal high bandwidth turn-on ramp is disabled, resulting in a lower loop bandwidth during start-up ramps. Large load current transitions during multi-phase ramp-ups will cause output voltage discontinuities. Once Power Good has been asserted, the normal high bandwidth control loop is enabled and the product operates normally. When in a current sharing setup, Soft Off ramps are not allowed (TOFF FALL is ignored).

Bit	Description	Format
7:0	Current sharing ramp-up gain value.	Integer Unsigned

INDUCTOR (0xD6)

Transfer Type: R/W Word

Description: Informs the device of circuit's inductor value.

Bit	Description	Format	Unit
15:0	This is used in adaptive algorithm calculations relating to the inductor ripple current. Range is 0-100 μ H.	Linear	μH

SNAPSHOT FAULT MASK (0xD7)

Transfer Type: R/W Word

Description: Masking for which faults will trigger a snapshot NVM write.

Bit	Function	Description	Value	Description
13	Group fault	Block fault from when a rail in your fault group has	1	Trigger blocked
		faulted.	0	Trigger enabled
12	Phase fault	Block fault from when a phase in your rail has	1	Trigger blocked
		faulted.	0	Trigger enabled
11	CPU fault	Block general purpose CPU fault.	1	Trigger blocked
			0	Trigger enabled
10	CRC fault	Block memory CRC fault	1	Trigger blocked
			0	Trigger enabled
9	VMON UV fault	Block VMON under voltage fault	1	Trigger blocked
			0	Trigger enabled
8	VMON OV fault	Block VMON over voltage fault	1	Trigger blocked
			0	Trigger enabled
7	lout UC fault	Block output under current fault	1	Trigger blocked
			0	Trigger enabled
6	lout OC fault	Block output over current fault	1	Trigger blocked
			0	Trigger enabled
5	Vin UV fault	Block input under voltage fault	1	Trigger blocked
			0	Trigger enabled
4	Vin OV fault	Block input over voltage fault	1	Trigger blocked

90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Description
			0	Trigger enabled
3	UT fault	Block under temperature fault	1	Trigger blocked
			0	Trigger enabled
2	OT fault	Block over temperature fault	1	Trigger blocked
			0	Trigger enabled
1	Vout UV fault	Block output under voltage fault	1	Trigger blocked
			0	Trigger enabled
0	Vout OV fault	Block output over voltage fault	1	Trigger blocked
			0	Trigger enabled

OVUV_CONFIG (0xD8)

Transfer Type: R/W Byte Description: Sets output OV/UV control features.

Bit	Function	Description	Format
3:0	No Of Limit Violations	Value 0-15. Value + 1 consecutive OV or UV violations to initiate a fault response.	Integer Unsigned

Bit	Function	Description	Value	Description
7	Low-Side OV Fault Control (Crowbar)	Control of low-side power switch after an Over Voltage fault.	0	An OV fault does not enable the low-side power device.
			1	An OV fault enables the low-side power device.

XTEMP_SCALE (0xD9)

Transfer Type: R/W Word Description: Scale for external temp sensor (not used).

Bit	Description	Format
15:0	The constant is applied to the equation READ_TEMPERATURE_2/3 = ExternalTemperature / XTEMP_SCALE + XTEMP_OFFSET to produce the read value via the PMBus command READ_TEMPERATURE_2/3.	Linear

XTEMP_OFFSET (0xDA)

Transfer Type: R/W Word

Description: Offset for external temp sensor (not used).

Bit	Description	Format	Unit
15:0	The constant is applied to the equation READ_TEMPERATURE_2/3 = ExternalTemperature / XTEMP_SCALE + XTEMP_OFFSET to produce the read value via the PMBus command READ_TEMPERATURE_2/3.	Linear	°C

MFR_SMBALERT_MASK (0xDB)

Transfer Type: R/W Block (7 bytes)

Description: Masking of which warning or fault indications that will trigger an assertion of the SALERT signal output. Each byte corresponds to masking of one status command according to: Byte 0: Mask of STATUS_VOUT [7:0] Byte 1: Mask of STATUS_IOUT

90A Digital PoL DC-DC Converter Series

[7:0] Byte 2: Mask of STATUS_INPUT [7:0] Byte 3: Mask of STATUS_TEMPERATURE [7:0] Byte 4: Mask of STATUS_CML [7:0] Byte 5: Mask of STATUS_OTHER[7:0] Byte 6: Mask of STATUS_MFR_SPECIFIC [7:0]

Bit	Function	Description	Value	Description
55	Multi phase init error	A phase or phases of a multi-phase current sharing	1	Trigger blocked
		group did not initialize.	0	Trigger enabled
54	GCB fault	An error occurred in GCB communication	1	Trigger blocked
			0	Trigger enabled
53	VMON UV warning	VMON under voltage warning. The warning limit is	1	Trigger blocked
	C C	110% of the configured VMON UV fault limit.	0	Trigger enabled
52	VMON OV warning	VMON over voltage warning. The warning limit is	1	Trigger blocked
		95% of the configured VMON OV fault limit.	0	Trigger enabled
51	Clock Fail/Loss of	External Switching Period Fault (TSW); indicates	1	Trigger blocked
	sync	loss of external SYNC clock.	0	Trigger enabled
50	Rail fault in group	One of the rails in your group faulted	1	Trigger blocked
			0	Trigger enabled
49	VMON UV fault	VMON under voltage fault	1	Trigger blocked
			0	Trigger enabled
48	VMON OV fault	VMON over voltage fault	1	Trigger blocked
			0	Trigger enabled
39	Invalid Or	Invalid Or Unsupported Command Received.	1	Trigger blocked
	Unsupported Command Received		0	Trigger enabled
38	Invalid Or	Invalid Or Unsupported Data Received.	1	Trigger blocked
	Unsupported Data Received		0	Trigger enabled
37	Packet Error Check	Packet Error Check Failed.	1	Trigger blocked
	Failed		0	Trigger enabled
33	Other Communication	A PMBus command tried to write to a read-only or	1	Trigger blocked
	Fault	protected command, or a communication fault other than the ones listed in this table has occurred.	0	Trigger enabled
31	Overtemperature	Overtemperature Fault.	1	Trigger blocked
	Fault		0	Trigger enabled
30	Overtemperature	Overtemperature Warning.	1	Trigger blocked
	Warning		0	Trigger enabled
29	Undertemperature	Undertemperature Warning.	1	Trigger blocked
	Warning		0	Trigger enabled
28	Undertemperature	Undertemperature Fault.	1	Trigger blocked
	Fault		0	Trigger enabled
27	Internal Temp Sensor	A warning or fault occurred from the internal	1	Trigger blocked
	Fault	temperature sensor.	0	Trigger enabled
26	External Temp	A warning or fault occurred from the external	1	Trigger blocked
	Sensor 0 Fault	temperature sensor 0.	0	Trigger enabled
25	External Temp	A warning or fault occurred from the external	1	Trigger blocked
	Sensor 1 Fault	temperature sensor 1.	0	Trigger enabled
23	Vin Overvoltage Fault	Vin Overvoltage Fault.	1	Trigger blocked
			0	Trigger enabled
22	Vin Overvoltage	VIN Overvoltage Warning.	1	Trigger blocked

90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Description
	Warning		0	Trigger enabled
21	Vin Undervoltage	Vin Undervoltage Warning.	1	Trigger blocked
	Warning		0	Trigger enabled
20	Vin Undervoltage	Vin Undervoltage Fault.	1	Trigger blocked
	Fault		0	Trigger enabled
15	lout Overcurrent Fault	lout Overcurrent Fault.	1	Trigger blocked
			0	Trigger enabled
12	lout Undercurrent	lout Undercurrent Fault.	1	Trigger blocked
	Fault		0	Trigger enabled
11	lout fault on Phase 0	lout fault on Phase 0	1	Trigger blocked
			0	Trigger enabled
10	lout fault on Phase 1	lout fault on Phase 1	1	Trigger blocked
			0	Trigger enabled
7	Vout Overvoltage	Vout Overvoltage Fault.	1	Trigger blocked
	Fault		0	Trigger enabled
4	Vout Undervoltage	Vout Undervoltage Fault.	1	Trigger blocked
	Fault		0	Trigger enabled

TEMPCO_CONFIG (0xDC)

Transfer Type: R/W Byte Description: Temp correction factor for measured output current.

Bit	Function	Description	Format	Unit
6:0	Isense Temperature Correction	Configures the correction factor TC for output current sense. When using external temperature sensors, the coefficient applies to both temperature sensors. RSEN (DCR) = IOUT_CAL_GAIN x (1 + TC x (T - 25)) where RSEN = resistance of sense element.	Integer Unsigned	x 100p pm/° C

Bit	Function	Description	Value	Function	Description
7	Temperature correction	Selects the temperature sensor source for current sense temp	0	Internal temp sensor	Selects the internal temperature sensor.
	source	correction. (To use the external temp sensor it must be enabled in USER_CONFIG).	1	External temp sensor	Selects the external temperature sensors.

DEADTIME (0xDD)

Transfer Type: R/W Word

Description: Configures power switch dead times.

Bit	Function	Description	Format	Unit
15:8	Deadtime H-L	Value -10 to 60 ns. Controls the high-side to low-side deadtime value. Positive values imply a non-overlap of the FET drive on-times. Negative values imply an overlap of the FET drive on-times. The default value of the maximum deadtime for the adaptive deadtime algorithm is 60ns. Writing a value to this command immediately before writing the DEADTIME_CONFIG command will set a new maximum for the adaptive deadtime algorithm. The device will operate at the deadtime values written to this command when adaptive deadtime is disabled.	Integer Signed	ns



90ADigital PoLDC-DC Converter Series

Bit	Function	Description	Format	Unit
7:0	Deadtime L-H	Value -10 to 60 ns. Controls the low-side to high-side deadtime value. Positive values imply a non-overlap of the FET drive on-times. Negative values imply an overlap of the FET drive on-times. Writing a value to this command immediately before writing the DEADTIME_CONFIG command will set a new maximum for the adaptive deadtime algorithm. The device will operate at the deadtime values written to this command when adaptive deadtime is disabled.	Integer Signed	ns

DEADTIME CONFIG (0xDE)

Transfer Type: R/W Word

Description: Configures the deadtime optimization mode.

Bit	Function	Description	Format	Unit
14:8	Min Deadtime	Value -5 to 28 ns. Limits the minimum allowed H-to-L deadtime for	Integer	x 2ns
	H-L	adaptive algorithm to value x 2 ns (signed).	Signed	
6:0	Min. L-H	Value -5 to 28 ns. Limits the minimum allowed L-to-H deadtime for	Integer	x 2ns
	Deadtime	adaptive algorithm to value x 2ns (signed).	Signed	

Bit	Function	Description	Value	Function	Description
15	H-L Deadtime Mode	Selects adaptive or fixed H-to-L dead time.	0	Adaptive	Adaptive H-to-L deadtime control.
			1	Freeze	Freeze the H-to-L deadtime.
7	L-H Deadtime Mode	Selects adaptive or fixed L-to-H dead time.	0	Adaptive	Adaptive L-to-H deadtime control.
			1	Freeze	Freeze the L-to-H deadtime.

ASCR_CONFIG (0xDF)

Transfer Type: R/W Block (4 bytes) **Description: Control loop settings**

Bit	Function	Description	Format
23:16	ASCR Residual	Residual factor	Integer Unsigned
15:0	ASCR Gain	Gain factor	Integer Unsigned

Bit	Function	Description	Value	Description
24	ASCR Enable	Enable or disable the ASCR function.	1	ASCR enabled
			0	ASCR disabled

SEQUENCE (0xE0)

Transfer Type: R/W Word

Description: The device will enable its output when its CTRL or OPERATION enable state, as defined by ON_OFF_CONFIG, is set and the prequel device has issued a Power-Good event on the GCB bus. The device will disable its output (using the programmed delay values) when the sequel device has issued a Power-Down event on the GCB bus. The data field is a two-byte value. The mostsignificant byte contains the 5-bit Rail GCB ID of the prequel device. The least-significant byte contains the 5-bit Rail GCB ID of the sequel device. The most significant bit of each byte contains the enable of the prequel or sequel mode.

Bit	Function	Description	Format

90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Format
12:8	Prequel Rail GCB ID	Value 0-31. Set to the Rail GCB ID of the rail that should precede this device's rail in a sequence order.	Integer Unsigned
4:0	Sequel Rail GCB ID	Value 0-31. Set to the Rail GCB ID of the rail that should follow this device's rail in a sequence order.	Integer Unsigned

Bit	Function	Description	Value	Description
15	Prequel Enable	Prequel Enable/Disable.	0	Disable, no prequel preceding this rail.
			1	Enable, prequel to this rail is defined by bits 12:8.
7	Sequel Enable	Sequel Enable/Disable.	0	Disable, no sequel following this rail.
			1	Enable, sequel to this rail is defined by bits 4:0.

TRACK_CONFIG (0xE1)

Transfer Type: R/W Byte Description: Configures the voltage tracking modes of the device

Bit	Function	Description	Value	Function	Description
7	Enable Voltage	Enables voltage tracking.	0		Tracking is disabled.
	Tracking		1		Tracking is enabled.
2	Upper Tracking Ratio	Controls upper tracking ratio.	0	Output Tracks 100% Of VTRK	Output tracks 100% of VTRK.
			1	Output Tracks 50% Of VTRK	Output tracks 50% of VTRK.
1	Upper Track Limit	Controls upper track limit.	0	Limited By Target Voltage	Output is limited by target voltage.
			1	Limited By VTRK	Output is limited by VTRK pin.

GCB_GROUP (0xE2)

Transfer Type: R/W Block (4 bytes)

Description: Rails (output voltages) are assigned group numbers in order to share specific behaviours. The GCB_GROUP configures fault spreading group ID and enable, broadcast OPERATION group ID and enable, and broadcast VOUT COMMAND group ID and enable. Note that GCB Groups are separate and unique from GCB Phases. Current sharing rails need to be in the same DDC Group in order to respond to broadcast VOUT_COMMAND and OPERATION commands. Power fail event responses are automatically spread in current sharing rails when they are configured using GCB CONFIG, regardless of their setting in GCB GROUP.

Bit	Function	Description	Format
31:24	Dummy	Not used.	Integer Unsigned
20:16	Broadcast VOUT_COMM AND Group ID	Group ID (0-31) sent as data for broadcast VOUT_COMMAND command events.	Integer Unsigned
12:8	Broadcast OPERATION Group ID	Group ID (0-31) sent as data for broadcast OPERATION command events.	Integer Unsigned

muRata Rower Solutions Mami OKDx-T/90-W12-XXX-C

90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Format
4:0	Power Fail Group ID	Group ID (0-31) sent as data for broadcast power fail events.	Integer Unsigned

Bit	Function	Description	Value	Function	Description
21	Broadcast VOUT_COMM AND Response	Controls how the device should respond to a received broadcast VOUT_COMMAND command	0	Ignore events	Ignores broadcast VOUT_COMMAND command events.
		event.	1	Respond to events	Respond to broadcast VOUT_COMMAND command events with same Broadcast VOUT_COMMAND Group ID.
13	Broadcast OPERATION	Controls how the device should respond to a received broadcast	0	Ignore events	Ignores broadcast OPERATION command events.
	Response	OPERATION command event.	1	Respond to events	Respond to broadcast OPERATION command events with same Broadcast Enable Group ID.
5	Power Fail Response	Controls how the device should respond to a received broadcast power fail event.	0	Sequenced Shutdown	Responds to power fail events with same Power Fail Group ID with sequenced shutdown.
			1	Immediate Shutdown	Responds to power fail events with same Power Fail Group ID by shutting down immediately.

READ_IOUT1 (0xE3)

Transfer Type: Read Word

Description: Returns the measured output current of phase 1.

Bit	Description	Format	Unit
15:0	Returns the output current reading of phase 1.	Linear	Α

DEVICE_ID (0xE4)

Transfer Type: Read Block (16 bytes)

Description: Returns the 16-byte (character) device identifier string.

Bit	Description	Format
15:0	Returns the 16-byte (character) device identifier string.	ASCII

MFR_IOUT_OC_FAULT_RESPONSE (0xE5)

Transfer Type: R/W Byte

Description: Configures the output overcurrent fault response. The command format is the same as the PMBus standard responses for voltage and temperature faults except that it sets the overcurrent status bit.

Bit Function Description	Value Function Description	
--------------------------	----------------------------	--



90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value $+1$) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

MFR_IOUT_UC_FAULT_RESPONSE (0xE6)

Transfer Type: R/W Byte

Description: Configures the output undercurrent fault response. The command format is the same as the PMBus standard responses for voltage and temperature faults except that it sets the undercurrent status bit.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.

90A Digital PoLDC-DC Converter Series

Bit	Function	Description	Value	Function	Description
2:0	Retry Time	Retry delay time = (Value $+1$) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

IOUT AVG OC FAULT LIMIT (0xE7)

Transfer Type: R/W Word

Description: Sets the IOUT average overcurrent fault threshold for each phase. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the D interval). This feature shares the OC fault bit operation (in STATUS_IOUT) and OC fault response with IOUT_OC_FAULT_LIMIT.

Bit	Description	Format	Unit
15:0	Sets the IOUT average overcurrent fault threshold for each phase. Thus, the effective fault threshold will be twice the value of this command.	Linear	А

IOUT_AVG_UC_FAULT_LIMIT (0xE8)

Transfer Type: R/W Word

Description: Sets the IOUT average undercurrent fault threshold for each phase. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the D interval). This feature shares the UC fault bit operation (in STATUS IOUT) and UC fault response with IOUT UC FAULT LIMIT.

Bit	Description	Format	Unit
15:0	Sets the IOUT average undercurrent fault threshold for each phase. Thus, the effective fault threshold will be twice the value of this command.	Linear	A

MFR USER CONFIG (0xE9)

Transfer Type: R/W Word

Description: This command is used to set options for output voltage sensing, maximum output voltage override, SMBus timeout, and GCB and SYNC output configurations.

Bit	Function	Description	Value	Function	Description
15	Dummy	Not used	0	Dummy	
			1	Dummy	
6	GCB Output	Configures how the GCB pin is	0	Open drain	GCB output is open-drain.
	Control	used.	1	Push-pull	GCB output is push-pull.
4	SMBus	Enables or disables SMBus time-	0		SMBus time-outs enabled.
	Timeout	outs.	1		SMBus time-outs disabled.
	Enable				
2:1	Sync IO	Configures how the SYNC pin is	00	SYNC pin not	The internal clock is used for
	Control	used		used	regulator's switching.

90A Digital PoL DC-DC Converter Series

Bit	Function	Description	Value	Function	Description
			01	SYNC pin as output	The internal clock is output on the SYNC pin, while also being used for regulator's switching.
			10	SYNC pin as input	An external clock on the SYNC pin is used for regulator's switching.

SNAPSHOT (0xEA)

Transfer Type: Read Block (32 bytes)

Description: The SNAPSHOT command is a 32-byte read-back of parametric and status values. It allows monitoring and status data to be stored to NVM either during a fault condition or via SNAPSHOT_CONTROL command. Snapshot is continuously updated in RAM (also when the output is disabled) and can be read using the SNAPSHOT command. When a fault occurs, and that fault is not masked off by the SNAPSHOT MASK command, the update of snapshot in RAM is stopped and the latest snapshot in RAM is stored to NVM. That snapshot data can then be read back by reading SNAPSHOT command, also after input voltage has been cycled. By checking the Flash Memory Status bits [183:176] in SNAPSHOT one can tell whether snapshot data is from NVM (due to a fault) or not. [183:176] = 0 means data is from NVM (and the continuous update in RAM is stopped), while [183:176] = 255 means the continuous update of snapshot in RAM is ongoing.

Bit	Function	Description	Format
28:27	Load Current of phase 1	Load current of phase 1.	Linear
26:25	Load Current of phase 0	Load current of phase 0.	Linear
24:23	External Temperature2	External temperature2.	Linear
22	NVM status	Value 0 : Snapshot data is from NVM and the continuous update in RAM is stopped (snapshot disabled) Value 255 : Continuous update of snapshot in RAM is ongoing (snapshot enabled)	Integer Unsigned
21	Manufacturer Specific Status Byte	Manufacturer specific status byte.	Integer Unsigned
20	Status CML	Status CML.	Integer Unsigned
19	Status Temperature	Status temperature.	Integer Unsigned
18	Status Vin	Status Vin.	Integer Unsigned
17	Status lout	Status iout.	Integer Unsigned
16	Status Vout	Status vout.	Integer Unsigned
15:14	Switching Frequency	Switching frequency.	Linear
13:12	External Temperature1	External Temperature1	Linear
11:10	Internal Temperature	Internal temperature.	Linear
9:8	Duty Cycle	Duty cycle.	Linear
7:6	Peak Current	Peal current.	Linear
5:4	Load Current	Load current.	Linear
3:2	Output Voltage	Output voltage.	Vout Mode Unsigned
1:0	Input Voltage	Input voltage.	Linear

BLANK_PARAMS (0xEB)

Transfer Type: Read Block (16 bytes)

Description: Returns a 16-byte string which indicates which parameter values were either retrieved by the last RESTORE operation or have been written since that time. Reading BLANK_PARAMS immediately after a restore operation allows the user to determine which parameters are stored in that store. A one indicates the parameter is not present in the store and has not been written since the RESTORE operation.

Bit	Description	Format
15:0		Byte Array

LEGACY_FAULT_GROUP (0xF0)

Transfer Type: R/W Block (4 bytes)

Description: This command allows the product to fault spread with other OKDx products with different definition of the GCB_GROUP command. The command sets which rail GCB IDs should be listened to for fault spreading information. The data sent is a 4-byte, 32-bit, bit vector where every bit represents a rail's GCB ID. A bit set to 1 indicates a device GCB ID to which the configured device will respond upon receiving a fault spreading event. In this vector, bit 0 of byte 0 corresponds to the rail with GCB ID 0. Following through, Bit 7 of byte 3 corresponds to the rail with GCB ID 31. NOTE: The rail's own GCB ID should not be set within the LEGACY_FAULT_GROUP command for that device/rail. All products in a current share rail must shutdown for the rail to report a shutdown. If fault spread mode is enabled in USER_CONFIG, the device will immediately shut down if one of its GCB_GROUP members fail. The rail will attempt its configured restart only after all devices/rails within the GCB_GROUP have cleared their faults. If fault spread mode is disabled in USER_CONFIG, the device will perform a sequenced shutdown as defined by the SEQUENCE command setting. The rails/devices in a sequencing set only attempt their configured restart after all faults have cleared within the GCB_GROUP. If fault spread mode is disabled and sequencing is also disabled, the device will ignore faults from other devices and stay enabled.

Bit	Description	Format
31:0		Byte Array

READ_IOUT0 (0xF2)

Transfer Type: Read Word Description: Returns the measured output current of phase 0.

Bit	Description	Format	Unit
15:0	Returns the output current reading of phase 0.	Linear	Α

SNAPSHOT_CONTROL (0xF3)

Transfer Type: R/W Byte

Description: Used to erase snapshot data in NVM or copy snapshot data between RAM and NVM. Note: It is advised that these operations be performed while the output voltage is disabled.

Bit	Description	Value	Function	Description
0	Used to perform memory operations of snapshot data. Note: It is advised that this operation be performed while the output voltage is disabled.	0x01	Copy NVM to RAM	Causes the current SNAPSHOT values in NVM to be copied to RAM.
		0x02	Store RAM to NVM.	Causes the values to be stored in set location in NVM memory.
		0x03	Erase in NVM	Erase the snapshot data from NVM.

90ADigital PoLDC-DC Converter Series

MFR_VMON_OV_FAULT_LIMIT (0xF5)

Transfer Type: R/W Word

Description: Sets the VMON overvoltage fault threshold. The VMON input is used to measure the highest temperature of the power stages. The VMON overvoltage warn limit is automatically set to 95% of this fault value.

Bit	Description	Format	Unit
15:0	Sets the VMON overvoltage fault threshold.	Linear	V

MFR VMON UV FAULT LIMIT (0xF6)

Transfer Type: R/W Word

Description: Sets the VMON undervoltage fault threshold. The VMON input is used to measure the highest temperature of the power stages. The VMON undervoltage warn limit is automatically set to 110% of this fault value.

Bit	Description	Format	Unit
15:0	Sets the VMON undervoltage fault threshold.	Linear	V

MFR_READ_VMON (0xF7)

Transfer Type: Read Word

Description: Returns the VMON voltage reading, which is proportional to the highest temperature in the power stages according to T = 92.5 * VMON - 255.

Bit	Description	Format	Unit
15:0	Returns the VMON voltage reading.	Linear	V

VMON OV FAULT RESPONSE (0xF8)

Transfer Type: R/W Byte

Description: Sets the VMON overvoltage fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value $+1$) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	

90A Digital PoLDC-DC Converter Series

Bit	Function	Description	Value	Function	Description
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

VMON_UV_FAULT_RESPONSE (0xF9)

Transfer Type: R/W Byte

Description: Sets the VMON undervoltage fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value $+1$) *	000	35 ms	
		35 ms. Sets the time between	001	70 ms	
		retries in 35 ms increments.	010	105 ms	
		Range is 35 ms to 280 ms.	011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

SECURITY LEVEL (0xFA)

Transfer Type: Read Byte

Description: Returns the current security level. The device provides write protection for individual commands. Each bit in the UNPROTECT parameter controls whether its corresponding command is writable (commands are always readable). If a command is not writable, a password must be entered in order to change its parameter (i.e., to enable writes to that command). There are two types of passwords, public and private. The public password provides a simple lock-and-key protection against accidental changes to the device. It would typically be sent to the device in the application prior to making changes. Private passwords allow commands marked as non-writable in the UNPROTECT parameter to be changed. Private passwords are intended for protecting Default-installed configurations and would not typically be used in the application. Each store (USER and DEFAULT) can have its own UNPROTECT string and private password. If a command is marked as non-writable in the DEFAULT UNPROTECT parameter (its corresponding bit is cleared), the private password in the DEFAULT Store must be sent in order to change that command. If a

90A Digital PoLDC-DC Converter Series

command is writable according to the Default UNPROTECT parameter, it may still be marked as non-writable in the User Store UNPROTECT parameter. In this case, the User private password can be sent to make the command writable.

Bit	Description	Value	Function	Description
7:0	The device provides write protection for individual commands.	0x03	Level 3	Security Level 3 – Module Vendor.
		0x02	Level 2	Security Level 2 – User.
		0x01	Level 1	Security Level 1 – Public.
		0x00	Level 0	Security Level 0 - Unprotected.

PRIVATE PASSWORD (0xFB)

Transfer Type: R/W Block (9 bytes)

Description: Sets the private password string for the USER STORE. Password strings have the same format as the MFR ID parameters.

F	Bit	Description	Format
8	3:0	Sets the private password string for the USER_STORE.	ASCII

PUBLIC PASSWORD (0xFC)

Transfer Type: R/W Block (4 bytes)

Description: Sends a password to the device.

Bit	Description	Format
3:0	Sets the public password string.	ASCII

UNPROTECT (0xFD)

Transfer Type: R/W Block (32 bytes)

Description: Sets a 256-bit (32-byte) parameter which identifies which commands are to be protected against write-access at lower security levels. Each bit in this parameter corresponds to a command according to the command's code. The command with a code of 00h (PAGE) is protected by the least-significant bit of the least-significant byte, followed by the command with a code of 01h and so forth. Note that all possible commands have a corresponding bit regardless of whether they are protectable or supported by the device. Clearing a command's UNPROTECT bit indicates that write-access to that command is only allowed if the device's security level has been raised to an appropriate level. The UNPROTECT bits in the DEFAULT store require a security level 3 or greater to be writeable. The UNPROTECT bits in the USER store require a security level of 2 or higher.

Bit	Description	Format
31:0		Byte Array

Murata Power Solutions, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 U.S.A. ISO 9001 and 14001 REGISTERED



and the Life and Safety Critical Application Sales Policy: Refer to: http://www.murata-ps.com/requirements/ Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical

information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice. Ø 2016 Murata Power Solutions, Inc.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Non-Isolated DC/DC Converters category:

Click to view products by Murata manufacturer:

Other Similar products are found below :

 PSR152.5-7IR
 APTH003A0X-SRZ
 SPM1004-3V3C
 R-785.0-05
 10E24-P15-10PPM
 1E24-P4-25PPM-SHV-5KV
 PROPOWER-3.3V

 MYGTM01210BZN
 JRCS016A0S4-HZ
 40C24-N250-I5-H
 10C24-N250-I10-AQ-DA
 4AA24-P20-M-H
 3V12-N0.8
 3V24-P1
 3V24-N1

 BMR4672010/001
 BMR4652010/001
 T31SN12008NMFA
 6AA24-P30-I5-M
 6AA24-N30-I5-M
 BM2P101X-Z
 ROF-78E12-0.5SMD-R

 RPMA5.0-8.0/OF
 PTV03010WAD
 PTV05020WAH
 PTV12010LAH
 PTV12020WAD
 R-7212D
 R-7212P
 R-78AA5.0-1.0SMD
 30A24

 N15-E
 10A12-P4-M
 10C24-N250-I5
 10C24-P250-I5
 6A24-P20-I10-F-M-25PPM
 1A24-P30-F-M-C
 TSR 1-24150SM

 1/2AA24-N30-I10
 1C24-N125
 12C24-N250
 V7806-1500
 PTV12020LAH
 PTV05010WAH
 PTN04050CAZT
 PTH12020WAD

 PTH12020LAS
 PTH05T210WAH
 PTH05030WAZ
 V7803-2000R
 PTV12020LAH
 PTN04050CAZT
 PTH12020WAD