



# NHD-0216KZW-AG5

# **OLED Display Module**

NHD- Newhaven Display 0216- 2 lines x 16 Characters

KZW- OLED A- Model

G- Emitting Color: Green 5- +5V Power Supply

### Newhaven Display International, Inc.

2661 Galvin Ct. Elgin IL, 60124


Ph: 847-844-8795 Fax: 847-844-8796

**Document Revision History** 

Revision	Date	Description	Changed by
0	4/1/2011	Initial Product Release	-
1	7/11/2011	Serial interface information updated	AK
2	8/31/2011	Font tables updated	AK
3	10/18/2011	Jumper selections updated	AK
4	3/26/2012	Jumper selections updated	AK
5	2/8/2013	Optical characteristics and drawing page updated.	JN
6	9/7/2013	Photo of jumpers (solder pads) added	AK
7	1/29/2015	Photo of jumpers (solder pads) updated	KA
8	2/10/17	Supply Current Updated	SB
9	4/5/19	Electrical Characteristics & Lifetime Updated	SB

### **Functions and Features**

- 2 lines x 16 characters
- Built-in LCD comparable controller
- Parallel or serial MPU interface (Default 6800 MPU parallel)
- +5.0V Power Supply
- RoHS compliant
- Size compatible to NHD-0216K1Z series Character LCDs



# Notes:

1. Driver: 1/16 Duty

2. Emitting Color: Blue

3. Optimal View: Full View

4. Operating Voltage: 5V

5. Operating / Storage Temp: -40°C - 80°C

6. Interface: 6800/8080 Parallel or SI

2 3 4

# **Pin Description**

### Parallel Interface (default):

Pin No.	Symbol	<b>External Connection</b>	Function Description
1	$V_{SS}$	Power Supply	Ground
2	$V_{DD}$	Power Supply	Supply Voltage for OLED and logic
3	NC -		No Connect
4	RS	MPU	Register select signal. RS=0: Command, RS=1: Data
5	R/W	MPU	Read/Write select signal, R/W=1: Read R/W: =0: Write
6	E	MPU	Operation enable signal. Falling edge triggered.
7-10	DB0 - DB3	MPU	Four low order bi-directional three-state data bus lines. These
			four are not used during 4-bit operation.
11-14	DB4 – DB7	MPU	Four high order bi-directional three-state data bus lines.
15	NC	-	No Connect
16	NC	-	No Connect

### **Serial Interface:**

Pin No.	Symbol	<b>External Connection</b>	Function Description
1	$V_{SS}$	Power Supply	Ground
2	$V_{DD}$	Power Supply	Supply Voltage for OLED and logic
3-11	NC	-	No Connect
12	SCL	MPU	Serial Clock signal
13	SDO	MPU	Serial Data output signal
14	SDI	MPU	Serial Data input signal
15	NC	-	No Connect
16	/cs	MPU	Active LOW Chip Select signal


### **Jumper Selection**


MPU Interface	L_PS_H	180_168	L_CS_H	JCS	L_SHL_H
6800-MPU Parallel (default)	Н	J68	L	X	Н
8080-MPU Parallel	H	J80	L	X	Н
Serial MPU	L	X	Open	Short	Н


X = Don't care



### **Wiring Diagrams**







### **Electrical Characteristics**

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating Temperature Range	Тор	Absolute Max	-40	-	+80	°C
Storage Temperature Range	T <sub>ST</sub>	Absolute Max	-40	•	+80	°C
Supply Voltage	$V_{DD}$	-	4.8	5.0	5.3	V
Supply Current	I <sub>DD</sub>	T <sub>OP</sub> =25°C, V <sub>DD</sub> =5.0V 50% Checkerboard	24	30	40	mA
"H" Level input	V <sub>IH</sub>	-	0.8 * V <sub>DD</sub>	-	$V_{DD}$	V
"L" Level input	VIL	-	Vss	•	0.2*V <sub>DD</sub>	V
"H" Level output	Vон	-	0.8 * V <sub>DD</sub>	•	$V_{DD}$	V
"L" Level output	V <sub>OL</sub>	-	$V_{SS}$	-	0.2 * V <sub>DD</sub>	V

### **Optical Characteristics**

	lte	em	Symbol	Condition	Min.	Тур.	Max.	Unit
Outing al	Тор		φΥ+		80	-	-	0
Optimal	Bott	om	φΥ-		80	-	-	0
Viewing Angles	Left		θХ-		80	-	-	0
	Right		θх+		80	-	-	0
Contrast Rati	0		CR	-	2000:1	-	-	-
Dosnonso Ti	Rise		T <sub>R</sub>	-	•	10	ı	μs
Response Ti	me	Fall	T <sub>F</sub>	-	•	10	ı	μs
Brightness <sup>2,3</sup>			L <sub>V</sub>	V <sub>DD</sub> = 5.0V, T <sub>OP</sub> = 25°C	50	60	1	cd/m <sup>2</sup>
Lifetime <sup>1</sup>			-	50% Checkerboard	80,000	100,000	1	Hrs.

#### Note:

- Lifetime at typical temperature is based on accelerated high-temperature operation. Lifetime is tested at average 50%
  pixels on and is rated as hours until half-brightness. The Display OFF command can be used to extend the lifetime of
  the display.
- 2) Luminance of active pixels will degrade faster than inactive pixels. Residual (burn-in) images may occur. To avoid this, every pixel should be illuminated uniformly. Using a screensaver is highly recommended.
- 3) Brightness is related to the VDD, the brightness will be dimmer if used with lower voltages.

# **Table of Commands**

						Code						Max
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Execution Time
Clear Display	0	0	0	0	0	0	0	0	0	1	Clears entire display. Does not change DDRAM address.	2ms
Return Home	0	0	0	0	0	0	0	0	1	0	Sets DDRAM Address to 0x00. Returns shifted display to original position.	600us
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor to auto Increment or Decrement, and sets display shift.	600us
Display ON/OFF control	0	0	0	0	0	0	1	D	С	В	Sets Display (D) ON/OFF. Sets Cursor (C) ON/OFF. Sets Blinking (B) of cursor ON/OFF.	600us
Cursor/Displ ay Shift	0	0	0	0	0	1	s/c	R/L	0	0	Moves cursor & shifts display without changing DDRAM contents.	600us
Function Set	0	0	0	0	1	DL	1	0	FT1	FT0	Set interface data length. Select Font Table.	600us
Set CGRAM address	0	0	0	1	ACG5	ACG4	ACG3	ACG2	ACG1	ACG0	Move to CGRAM address.	600us
Set DDRAM address	0	0	1	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	Move to DDRAM address.	600us
Read Busy Flag & Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Read Busy Flag (BF) and Address Counter.	600us
Write data to CGRAM or DDRAM	1	0				Writ	e Data				Write data to CGRAM or DDRAM	600us
Read data from CGRAM or DDRAM	1	1				Rea		Read data from CGRAM or DDRAM	600us			

### **Instruction Descriptions**

When an instruction is being executed, only the Busy Flag read instruction can be performed. During execution of an instruction, the Busy Flag = "1". When BF = "0" instructions can be sent to the controller.

#### **Clear Display**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

This instruction is used to clear the display by writing 0x20 in all DDRAM addresses. This instruction does not change the DDRAM Address.

#### **Return Home**

	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Ī	0	0	0	0	0	0	0	0	1	0

This instruction is used to set the DDRAM Address to 0x00 and shifts the display back to the original state. The cursor (if on) will be at the first line's left-most character. The DDRAM contents on the display do not change.

#### **Entry Mode Set**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

I/D = Increment/Decrement


When I/D = "1", the DDRAM or CGRAM Address with automatically increment when a character code is written into or read from the DDRAM or CGRAM. The auto-increment will move the cursor one character space to the right.

When I/D = "0", the DDRAM or CGRAM Address with automatically decrement when a character code is written into or read from the DDRAM or CGRAM. The auto-decrement will move the cursor one character space to the left.

#### S = Shift Entire Display

When S = "1", the entire display is shifted to the right (when I/D = "0") or left (when I/D = "1").

#### I/D=1, S=1



I/D=0, S=1

1	2	3	4	_			Initial display
	1	2	3	4	Α		Input new character "A"
		1	2	<u>3</u>	В	Α	Input new character "B"
			1	2	С	В	Input new character "C"
				1	D	С	Input new character "D"

#### **Display ON/OFF**

_			-							
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	0	0	0	0	1	D	С	В

D = Display ON/OFF

When D = "1", the display is turned ON. When D = "0", the display is turned OFF. Contents in DDRAM are not changed.

#### C = Cursor ON/OFF

When C = "1", the cursor is displayed. The cursor is displayed as 5 dots on the  $8^{th}$  line of a character. When C = "0", the cursor is OFF.

#### B = Blinking Cursor

When B = "1", the entire character specified by the cursor blinks at a speed of 409.6ms intervals. When B = "0", the character does not blink, the cursor remains on.

#### **Cursor/Display Shift**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	0	0

S/C	R/L	Shift Function					
0	0	Shifts the cursor position to the left (AC is decremented by 1).					
0	0 1 Shifts the cursor position to the right (AC is incremented by 1).						
1	0	Shifts the entire display to the left. The cursor follows the display shift.					
1	1	Shifts the entire display to the right. The cursor follows the display shift.					

When the display is shifted repeatedly, each line moves only horizontally. The second line display does not shift into the first line.

The Address Counter does not change during a Display Shift.

#### **Function Set**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	1	0	FT1	FT0

DL = Interface Data Length

When DL = "1", the data is sent or received in 8-bit length via DB7...DB0.

When DL = "0", the data is sent or received in 4-bit length via DB7...DB4. When the 4-bit data length is used, the data must be sent or received in two consecutive writes/reads to combine the data into full 8-bits.

FT1, FT0 = Font Table Selection

FT1	FT0	Font Table
0	0	English / Japanese

0	1	Western European #1
1	0	English / Russian
1	1	Western European #2

**Note:** Changing the font table during operation will immediately change any data currently on the display to the corresponding character on the newly selected font table.

#### **Set CGRAM Address**

	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
ĺ	0	0	0	1	ACG5	ACG4	ACG3	ACG2	ACG1	ACG0

This instruction is used to set the CGRAM address into the Address Counter. Data can then be written to or read from the CGRAM locations. See section: "How to use CGRAM".

ACG5...ACG0 is the binary CGRAM address.

#### **Set DDRAM Address**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0

This instruction is used to set the DDRAM address into the Address Counter. Data can then be written to or read from the DDRAM locations.

ADD6...ADD0 is the binary DDRAM address.

Line 1 = Address 0x00 through 0x0F

Line 2 = Address 0x40 through 0x4F

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
00	01	02	03	04	05	06	07	08	09	0A	OB	0C	0D	0E	0F
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

#### **Read Busy Flag and Address Counter**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction is used to read the Busy Flag (BF) to indicate if the display controller is performing an internal operation.

The Address Counter is read simultaneously with checking the Busy Flag.

When BF = "1", the controller is busy and the next instruction will be ignored.

When BF = "0", the controller is not busy and is ready to accept instructions.

AC6...AC0 is the binary location of either the CGRAM or DDRAM current address.

#### Write Data to CGRAM or DDRAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0				Write	Data			

This instruction is used to write 8-bits of data to the CGRAM or DDRAM at the current address counter. After the write is complete, the address is automatically incremented or decremented by 1 according to the Entry Mode.

#### Read Data from CGRAM or DDRAM


RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1				Read	Data			

This instruction is used to read 8-bits of data to the CGRAM or DDRAM at the current address counter. After the read is complete, the address is automatically incremented or decremented by 1 according to the Entry Mode. The Set CGRAM Address or Set DDRAM Address Instruction must be executed before this instruction can be performed, otherwise the first Read Data will not be valid.

#### **MPU Interface**

When DL is set for 8-bit mode, the display interfaces with the MPU with DB7...DB0 (DB7 is the MSB). When DL is set for 4-bit mode, the display interfaces with the MPU with only DB7...DB4 (DB7 is the MSB). Each instruction must be sent in two operations, the 4 high-order bits first, followed by the 4 low-order bits. The Busy Flag must be checked after completion of the entire 8-bit instruction.


#### 6800-MPU Parallel Interface (default)



Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Note
Address setup time	RS	tAS68	20	-	-	ns	
Address hold time	RS	tAH68	0	-	-	ns	
System cycle time		tCY68	500	-	-	ns	
Pulse width (write)	E	tPW68(W)	250	-	-	ns	
Pulse width (read)	E	tPW68(R)	250	-	-	ns	
Data setup time	DB7DB0	tDS68	40	-	-	ns	
Data hold time	DB7DB0	tDH68	20	-	-	ns	
Read access time	DB7DB0	tACC68	-	-	180	ns	CL=100pF

Output disable time	DB7DB0	tOD68	10	-	-	ns	
---------------------	--------	-------	----	---	---	----	--

### 8080-MPU Parallel Interface




Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Note
Address setup time	RS	tAS80	20	-	-	ns	
Address hold time	RS	tAH80	0	-	-	ns	
System cycle time		tCY80	500	-	-	ns	
Pulse width (write)	/WR	tPW80(W)	250	-	-	ns	
Pulse width (read)	/RD	tPW80(R)	250	-	-	ns	
Data setup time	DB7DB0	tDS80	40	-	-	ns	
Data hold time	DB7DB0	tDH80	20	-	-	ns	
Read access time	DB7DB0	tACC80	-	_	180	ns	CL=100pF
Output disable time	DB7DB0	tOD80	10	-	-	ns	

#### **Serial Interface**


In serial interface mode, instructions and data are both sent on the SDI line and clocked in with the SCL line. /CS must go LOW before transmission, and must go HIGH when switching between writing instructions and writing data. The data on SDI is clocked into the LCD controller on the rising edge of SCL in the following format:

#### Instruction transmission:




<sup>\*</sup>Note: RS and RW should be used between each instruction.

#### Data transmission:



\*Note: RS and RW only need to be set at the start of continuous data transmission.



Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Note
Serial clock cycle	DB5 (SCL)	tCYS	300	-	1	ns	
SCL high pulse width	DB5 (SCL)	tWHS	100	-	1	ns	
SCL low pulse width	DB5 (SCL)	tWLS	100	-	1	ns	
CSB setup time	CSB	tCSS	150	-	1	ns	
CSB hold time	CSB	tCHS	150	-	1	ns	
Data setup time	DB7 (SDI)	tDSS	100	-	1	ns	
Data hold time	DB7 (SDI)	tDHS	100	-	ı	ns	
Read access time	DB6 (SDO)	tACCS	-	-	80	ns	

## **Built-in Font Tables**

English/Japanese (FT[1:0] = 00, default)

Upper 4bit Lower 4bit	ш	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
ш	CG RAM (1)	×											•		<b>C</b>	P
LLLH	CG RAM (2)			1	A							r				9
LLHL	CG RAM (3)				B	R	b					*			Ħ	
LLHH	CG RAM (4)		Ħ									Ţ				**
LHLL	CG RAM (5)			4	D	T		٠.				I	ŀ		H	••
LHLH	CG RAM (6)								*			*				
LHHL	CG RAM (7)		88			W		•				D				
LHHH	C RAM					W		3				Ħ				×
HLLL	8 RAM (9)		**			×	h	*				Ð				*
HLLH	CG RAM (10)					¥		1			Ð	#				
HLHL	8 RAM (11)							N								*
HLHH	CG RAM (12)				×		k	*				*			*	K
HHLL	8 RAM (13)					¥	1									Ħ
HHLH	CG RAM (14)				H		m	*	•			×	**			
HHHL	CG RAM (15)				H		m	*				Ľ			m	
нини	CG RAM (16)		*	7				*					**			

Western European table 1 (FT[1:0] = 01)

Upper 4htt	ш	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
ш	CG RAM (1)			Ø		P										
LLLH	CG RAM (2)			1												
LLHL	CG RAM (3)				B	R	B									
LLHH	CG RAM (4)		Ħ													
LHLL	CG RAM (5)															
LHLH	CG RAM (6)															
LHHL	CG RAM (7)		88													
LHHH	CG RAM (8)					₩										
HLLL	CG RAM (9)					*										
HLLH	CG RAM (10)					W										
HLHL	CG RAM (11)		*													
HLHH	CG RAM (12)				K		k									
HHLL	CG RAM (13)		•			¥	1									
HHLH	CG RAM (14)				M		m									
HHHL	CG RAM (15)				H		m									
нини	CG RAM (16)										E					

English/Russian (FT[1:0] = 10)

Upper 4bit	ш	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
ш	CG RAM (1)	H							Ð		B	H			A	
LLLH	CG RAM (2)	H								ä		A	Ш		Ш	
LLHL	CG RAM (3)	H							Ď	<b>38</b>		8			Ш	¥
LLHH	CG RAM (4)	Ħ	H						Ď		W		<b>E.</b> I		A	1.
LHLL	CG RAM (5)	H								111			H.			Ħ
LHLH	CG RAM (6)	H									H			×		
LHHL	CG RAM (7)	Æ								*	ø		140		Ш	
LHHH	CG RAM (8)										J		•			E
HLLL	CG RAM (9)										П		**	I		ŧ
HLLH	CG RAM (10)															
HLHL	CG RAM (11)										ø	ĸ				1
нінн	CG RAM (12)													H		
HHLL	CG RAM (15)										Ш	1-1	r.			
ниги	CG RAM (14)									i	1	H		H		
HHHL	CG RAM (15)										b.I					Ħ
нини	CG RAM (16)												#		0	

Upper 4bit	ш	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
LULL LULL	CG RAM (1)			8		F									ß	
LLLH	CG RAM (2)			1	A	Q			ü	*	•		J		¥	w
LLHL	CG RAM (3)	T				R	b			Æ	ä		**			ľ
LLHH	CG RAM (4)		Ħ								ü		P	•		ų.
LHLL	CG RAM (5)	ľ		4	D						Œ		**		8	(1)
LHLH	CG RAM (6)					Ш					E				m	
LHHL	CG RAM (7)	1	8.	6	F	W	f	•••			¥	14			8	
LHHH	CG RAM (8)			r		W		w			R	*		M		
HLLL	CG RAM (9)	ľ			H	×	H	*			£				ĸ	R
HLLH	CG RAM (10)					¥								I	1	Ħ
HLHL	CG RAM (11)		*								H				H	
HLHH	CS RAM (12)				K		×				3	**			W	
HHLL	CG RAM (13)											*				
HHLH	CG RAM (14)	***			M						8	Ħ		W	*	
HHHL	CG RAM (15)				H		m		×		Ø	ı			P	
нини	CG RAM (16)							*	ä		•		8	<b>C</b>	ø	

**How to use CGRAM** 

The Character Generator RAM (CGRAM) is used to generate custom 5x8 character patterns. There are 8 available addresses: CGRAM Address 0x00 through 0x08.

Character Code DDRAM address on Font Table used to write CGRAM character to display		<u>CG</u>	RAM	l Add	dress	<u>i</u>					er Pa		erns	į		Character Patterns (CGRAM data)
		5	4	3	2	1	0	7	6	5	4	3	2	1	0	
	-	0	0	_	_	_	_				1	1	1	1	_	Character restaure #0
		U	0	0	0	0	0	-	-	-	1	0	0	0	0	Character pattern #0
					0	1	0	-		-	1	0	0	0	1	
					0	1	1	-	-	-	1	1	1	1	0	
0x00					1	0	0	_	_	-	1	0	1	0	0	
					1	0	1	-	_	_	1	0	0	1	0	
					1	1	0	_	-	-	1	0	0	0	1	
					1	1	1	-	-	-	0	0	0	0	0	Cursor position
	ľ	0	0	1	0	0	0	-	_	-	1	0	0	0	1	Character pattern #1
					0	0	1	-	-	-	0	1	0	1	0	•
					0	1	0	-	-	-	1	1	1	1	1	
001					0	1	1	-	-	-	0	0	1	0	0	
0x01					1	0	0	-	-	-	1	1	1	1	1	
					1	0	1	-	-	-	0	0	1	0	0	
					1	1	0	-	-	-	0	0	1	0	0	
					1	1	1	-	-	-	0	0	0	0	0	Cursor position
								-	-	-						
0x020x06								-	-	-			-	٠		
		•	•	•	•	•		-	-	-	•	٠	•	٠	•	
	-							-	-	-						Cl
		1	1	1	0	0	0	-	-	-	0	0	0	0	0	Character pattern #7
					0	1	0	-	-	-	0	0	0	0	0	
					0	1	1	-	-	-	0	0	0	0	0	
0x07					1	0	0	-	-	_	1	0	0	0	1	
					1	0	1	_			0	1	1	1	0	
					1	1	0	_	-	-	0	0	1	0	0	
					1	1	1	-	-	-	0	0	0	0	0	Cursor position

#### Notes:

The cursor line position can be used, it will be displayed as a logic-OR if the cursor is turned ON.

CGRAM is stored in positions 0x00 through 0x07 of the font table. Therefore, to write the first CGRAM character to the display, you would move the cursor to the desired DDRAM location on the display and write character data 0x00.

# **Initialization Sequence**

<sup>&</sup>quot;-" = Not used

#### 8-bit mode:

Power ON

Wait for power stabilization: ≥ 1ms

**Function Set:** 

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	1	1	0	Х	Х

**Check BUSY flag** 

Display OFF:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	0	X	Х

**Check BUSY flag** 

Display Clear:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

**Check BUSY flag** 

**Entry Mode Set:** 

ı										
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	0	0	0	0	0	1	1	0

Check BUSY flag

**Home Command:** 

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	0

Check BUSY flag

Display ON:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	1	Х	Х

**Initialization End** 

4-bit mode:

Power ON

Wait for power stabilization: ≥ 1ms

Function Set:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	1	0
0	0	0	0	1	0
0	0	1	0	Х	Х

**Check BUSY flag** 

Display OFF:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	1	0	Х	Х

Check BUSY flag

Display Clear:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	0	0	0	1

**Check BUSY flag** 

Entry Mode Set:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	0	1	1	0

Check BUSY flag

Home Command:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	0	0	1	0

**Check BUSY flag** 

Display ON:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	1	1	Х	Х

Initialization End

# **Quality Information**

Test Item	Content of Test	Test Condition	Note
High Temperature storage	Test the endurance of the display at high	+80°C, 240hrs	2
	storage temperature.		
Low Temperature storage	Test the endurance of the display at low storage temperature.	-40°C , 240hrs	1,2
High Temperature	Test the endurance of the display by	+80°C 240hrs	2
Operation	applying electric stress (voltage & current) at high temperature.		
Low Temperature Operation	Test the endurance of the display by applying electric stress (voltage & current) at low temperature.	-40°C , 240hrs	1,2
High Temperature / Humidity Operation	Test the endurance of the display by applying electric stress (voltage & current) at high temperature with high humidity.	+60°C, 90% RH, 240hrs	1,2
Thermal Shock resistance	Test the endurance of the display by applying electric stress (voltage & current) during a cycle of low and high temperatures.	-40°C,30min -> 25°C,5min -> 80°C,30min = 1 cycle 100 cycles	
Vibration test	Test the endurance of the display by applying vibration to simulate transportation and use.	10-22Hz , 15mm amplitude. 22-500Hz, 1.5G 30min in each of 3 directions X,Y,Z	3
Atmospheric Pressure test	Test the endurance of the display by applying atmospheric pressure to simulate transportation by air.	115mbar, 40hrs	3
Static electricity test	Test the endurance of the display by applying electric static discharge.	VS=800V, RS=1.5k $\Omega$ , CS=100pF One time	

**Note 1:** No condensation to be observed.

Note 2: Conducted after 2 hours of storage at 25°C, 0%RH.

**Note 3:** Test performed on product itself, not inside a container.

#### **Evaluation Criteria:**

- 1: Display is fully functional during operational tests and after all tests, at room temperature.
- 2: No observable defects.
- 3: Luminance >50% of initial value.
- 4: Current consumption within 50% of initial value

### Precautions for using OLEDs/LCDs/LCMs

See Precautions at <a href="https://www.newhavendisplay.com/specs/precautions.pdf">www.newhavendisplay.com/specs/precautions.pdf</a>

### **Warranty Information and Terms & Conditions**

http://www.newhavendisplay.com/index.php?main\_page=terms

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for OLED Displays & Accessories category:

Click to view products by Newhaven Display manufacturer:

Other Similar products are found below:

OLED-100H008A-RPP5N00000 OLED-100H016B-RPP5N00000 OLED-200H016A-LPP5N00000 OLED-100H008A-GPP5N00000 OLED-100H008A-GPP5N00000 OLED-100H008A-LPP5N00000 OLED-100H016A-LPP5N00000 OLED-100H016A-LPP5N00000 OLED-100H016A-LPP5N00000 OLED-100H016A-LPP5N00000 OLED-128Y032A-WPP3N00000 OLED-100H016A-WPP5N00000 OLED-100H016H-GPP5N00000 OLED-096Y064B-LPP3N00000 OLED-096Y064A-LPP3N00000 OLED-096Y064B-BPP3N00000 OLED-128Y064C-LPP3N00000 OLED-096Y064B-LPP3N00000 OLED-128Y032A-LPP3N00000 OLED-096Y064B-BPP3N00000 REX009616AWPP3N00000 REG010016FBPP5N00100 REG010016FGPP5N00100 REG010016FWPP5N00100 REG010032AWPP5N00100 REX064128AWPP3N0V000 14747 REG010032BYPP5N00000 REG010008AWPP5N00000 REG010016CRPP5N00000 REG010016DBPP5N00000 REG010016ERPP5N00000 REG010032BYPP5N00000 REX012832EWAP3N00000 DEP 100032A-W DEP 100032A-Y DEP 128064J-Y DEP 16202-Y DEP 20203-Y DEP 20401-Y 17009 OLED-016N002B-RPP5N00000 OLED-016N002B-WPP5N00000 OLED-016N002H-RPP5N00000 OLED-100H016C-RPP5N00000 OLED-100H016C-WPP5N00000 OLED-100H016B-BPP5N00000 OLED-100H016B-WPP5N00000 OLED-100H016C-WPP5N00000 OLED-100H016C-WPP5N00000 OLED-100H016H-LPP5N00000