

NHD-0420DZW-AB5

Character OLED Display Module

NHD-	Newhaven Display
0420-	4 lines x 20 characters
DZW-	OLED
A-	Model
B-	Emitting Color: Blue
5-	+5V power supply

Newhaven Display International, Inc.

2661 Galvin Ct.

Elgin IL, 60124

Ph: 847-844-8795

Fax: 847-844-8796

www.newhavendisplay.com

nhtech@newhavendisplay.com


nhsales@newhavendisplay.com

Document Revision History

Revision	Date	Description	Changed by
0	9/14/12	Initial Product Release	AK
1	9/7/13	Photo of jumpers (solder pads) added	AK
2	3/9/15	Photo of jumpers (solder pads) updated	KA
3	3/3/17	Electrical & Optical Characteristics Updated	SB
4	4/17/19	Supply Voltage Updated	SB
5	4/23/19	Drawing Note Correction	SB
6	8/5/19	OLED Panel Updated	SB
7	3/3/21	Updated Contrast Ratio, Initialization Code & Quality Information	AS

Functions and Features

- 4 lines x 20 characters
- Built-in LCD comparable controller
- Parallel or serial MPU interface (Default 6800 MPU parallel)
- +5.0V Power Supply
- Size compatible to NHD-0420DZ series Character LCDs
- RoHS compliant



- Notes:**
- 1. Driver: 1/16 duty
 - 2. Emitting Color: Blue
 - 3. Optimal View: Full View
 - 4. Operating Voltage: 5V
 - 5. Temp Range: -40°C - 80°C
 - 6. Brightness: 60 cd/m²

5.4

Pin Description

Parallel Interface (default):

Pin No.	Symbol	External Connection	Function Description
1	V _{SS}	Power Supply	Ground
2	V _{DD}	Power Supply	Supply Voltage for OLED and logic
3	NC	-	Must not be connected
4	RS	MPU	Register select signal. RS=0: Command, RS=1: Data
5	R/W	MPU	Read/Write select signal, R/W=1: Read R/W: =0: Write
6	E	MPU	Operation enable signal. Falling edge triggered.
7-10	DB0 – DB3	MPU	Four low order bi-directional three-state data bus lines. These four are not used during 4-bit operation.
11-14	DB4 – DB7	MPU	Four high order bi-directional three-state data bus lines.
15	NC	-	Must not be connected
16	NC	-	Must not be connected

Serial Interface:




Pin No.	Symbol	External Connection	Function Description
1	V _{SS}	Power Supply	Ground
2	V _{DD}	Power Supply	Supply Voltage for OLED and logic
3-11	NC	-	Must not be connected
12	SCL	MPU	Serial Clock signal
13	SDO	MPU	Serial Data output signal
14	SDI	MPU	Serial Data input signal
15	/CS	MPU	Active LOW Chip Select signal
16	NC	-	Must not be connected

Jumper Selections

MPU Interface	H_PS_L	J68_J80	H_SHL_L	H_CS1_L	H_CS2_L	JCS1	JCS2
6800-MPU Parallel (default)	H	J68	H	L	H	X	X
8080-MPU Parallel	H	J80	H	L	H	X	X
Serial MPU	L	X	H	Open	Open	Short	Short

X = Don't care

Wiring Diagrams



Electrical Characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Operating Temperature Range	T _{OP}	Absolute Max	-40	-	+80	°C
Storage Temperature Range	T _{ST}	Absolute Max	-40	-	+80	°C
Supply Voltage	V _{DD}	-	4.8	5.0	5.3	V
Supply Current	I _{DD}	V _{DD} =5V 50% Checkerboard	60	62	72	mA
"H" Level input	V _{IH}	-	0.8*V _{DD}	-	V _{DD}	V
"L" Level input	V _{IL}	-	V _{SS}	-	0.2*V _{DD}	V
"H" Level output	V _{OH}	-	0.8*V _{DD}	-	V _{DD}	V
"L" Level output	V _{OL}	-	V _{SS}	-	0.2*V _{DD}	V

Optical Characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Optimal Viewing Angles	Top		80	-	-	°
	Bottom		80	-	-	°
	Left		80	-	-	°
	Right		80	-	-	°
Contrast Ratio	CR	-	10,000:1	-	-	-
Response Time	Rise	T _R	-	10	-	us
	Fall	T _F	-	10	-	us
Brightness ^{2,3}	L _V	T _{OP} =25°C, V _{DD} = 5V	50	60	-	cd/m ²
Lifetime ¹	-	50% Checkerboard	40,000	50,000	-	Hrs.

Note:

- 1) Lifetime at typical temperature is based on accelerated high-temperature operation. Lifetime is tested at average 50% pixels on and is rated as hours until half-brightness. The Display OFF command can be used to extend the lifetime of the display.
- 2) Luminance of active pixels will degrade faster than inactive pixels. Residual (burn-in) images may occur. To avoid this, every pixel should be illuminated uniformly. Using a screensaver is highly recommended.
- 3) Brightness is related to the VDD, the brightness will be dimmer if used with lower voltages.

Table of Commands

Instruction	Code										Description	Max Execution Time
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Clear Display	0	0	0	0	0	0	0	0	0	1	Clears entire display. Does not change DDRAM address.	2ms
Return Home	0	0	0	0	0	0	0	0	1	0	Sets DDRAM Address to 0x00. Returns shifted display to original position.	600us
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor to auto Increment or Decrement, and sets display shift.	600us
Display ON/OFF control	0	0	0	0	0	0	1	D	C	B	Sets Display (D) ON/OFF. Sets Cursor (C) ON/OFF. Sets Blinking (B) of cursor ON/OFF.	600us
Cursor/Display Shift	0	0	0	0	0	1	S/C	R/L	0	0	Moves cursor & shifts display without changing DDRAM contents.	600us
Function Set	0	0	0	0	1	DL	1	0	FT1	FT0	Set interface data length. Select Font Table.	600us
Set CGRAM address	0	0	0	1	ACG5	ACG4	ACG3	ACG2	ACG1	ACG0	Move to CGRAM address.	600us
Set DDRAM address	0	0	1	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	Move to DDRAM address.	600us
Read Busy Flag & Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Read Busy Flag (BF) and Address Counter.	600us
Write data to CGRAM or DDRAM	1	0	Write Data							Write data to CGRAM or DDRAM		600us
Read data from CGRAM or DDRAM	1	1	Read Data							Read data from CGRAM or DDRAM		600us

Instruction Descriptions

When an instruction is being executed, only the Busy Flag read instruction can be performed. During execution of an instruction, the Busy Flag = "1". When BF = "0" instructions can be sent to the controller.

Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

This instruction is used to clear the display by writing 0x20 in all DDRAM addresses. This instruction does not change the DDRAM Address.

Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	0

This instruction is used to set the DDRAM Address to 0x00 and shifts the display back to the original state. The cursor (if on) will be at the first line's left-most character. The DDRAM contents on the display do not change.

Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

I/D = Increment/Decrement

When I/D = "1", the DDRAM or CGRAM Address with automatically increment when a character code is written into or read from the DDRAM or CGRAM. The auto-increment will move the cursor one-character space to the right.

When I/D = "0", the DDRAM or CGRAM Address with automatically decrement when a character code is written into or read from the DDRAM or CGRAM. The auto-decrement will move the cursor one-character space to the left.

S = Shift Entire Display

When S = "1", the entire display is shifted to the right (when I/D = "0") or left (when I/D = "1").

I/D=1, S=1

		1	2	3	4	_		Initial display
	1	2	3	4	A	_		Input new character "A"
1	2	3	4	A	B	_		Input new character "B"
2	3	4	A	B	C	_		Input new character "C"
3	4	A	B	C	D	_		Input new character "D"

I/D=0, S=1

1	2	3	4	_				Initial display
	1	2	3	4	A			Input new character "A"
		1	2	3	B	A		Input new character "B"
			1	2	C	B		Input new character "C"
				1	D	C		Input new character "D"

Display ON/OFF

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	C	B

D = Display ON/OFF

When D = "1", the display is turned ON. When D = "0", the display is turned OFF. Contents in DDRAM are not changed.

C = Cursor ON/OFF

When C = "1", the cursor is displayed. The cursor is displayed as 5 dots on the 8th line of a character. When C = "0", the cursor is OFF.

B = Blinking Cursor

When B = "1", the entire character specified by the cursor blinks at a speed of 409.6ms intervals. When B = "0", the character does not blink, the cursor remains on.

Cursor/Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	0	0

S/C	R/L	Shift Function
0	0	Shifts the cursor position to the left (AC is decremented by 1).
0	1	Shifts the cursor position to the right (AC is incremented by 1).
1	0	Shifts the entire display to the left. The cursor follows the display shift.
1	1	Shifts the entire display to the right. The cursor follows the display shift.

When the display is shifted repeatedly, each line moves only horizontally. The second line display does not shift into the first line.

The Address Counter does not change during a Display Shift.

Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	1	0	FT1	FT0

DL = Interface Data Length

When DL = "1", the data is sent or received in 8-bit length via DB7...DB0.

When DL = "0", the data is sent or received in 4-bit length via DB7...DB4. When the 4-bit data length is used, the data must be sent or received in two consecutive writes/reads to combine the data into full 8-bits.

FT1, FT0 = Font Table Selection

FT1	FT0	Font Table
0	0	English / Japanese
0	1	Western European #1
1	0	English / Russian
1	1	Western European #2

Note: Changing the font table during operation will immediately change any data currently on the display to the corresponding character on the newly selected font table.

Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	ACG5	ACG4	ACG3	ACG2	ACG1	ACG0

This instruction is used to set the CGRAM address into the Address Counter. Data can then be written to or read from the CGRAM locations. See section: "How to use CGRAM".

ACG5...ACG0 is the binary CGRAM address.

Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0

This instruction is used to set the DDRAM address into the Address Counter. Data can then be written to or read from the DDRAM locations.

ADD6...ADD0 is the binary DDRAM address.

Line 1 = Address 0x00 through 0x13

Line 2 = Address 0x40 through 0x53

Line 3 = Address 0x14 through 0x27

Line 4 = Address 0x54 through 0x67

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	11	12	13
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	20	21	22	23	24	25	26	27
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F	60	61	62	63	64	65	66	67

Read Busy Flag and Address Counter

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction is used to read the Busy Flag (BF) to indicate if the display controller is performing an internal operation. The Address Counter is read simultaneously with checking the Busy Flag.

When BF = "1", the controller is busy and the next instruction will be ignored.

When BF = "0", the controller is not busy and is ready to accept instructions.

AC6...AC0 is the binary location of either the CGRAM or DDRAM current address.

Write Data to CGRAM or DDRAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	Write Data							

This instruction is used to write 8-bits of data to the CGRAM or DDRAM at the current address counter. After the write is complete, the address is automatically incremented or decremented by 1 according to the Entry Mode.

Read Data from CGRAM or DDRAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	Read Data							

This instruction is used to read 8-bits of data to the CGRAM or DDRAM at the current address counter. After the read is complete, the address is automatically incremented or decremented by 1 according to the Entry Mode.


The Set CGRAM Address or Set DDRAM Address Instruction must be executed before this instruction can be performed, otherwise the first Read Data will not be valid.

MPU Interface

When DL is set for 8-bit mode, the display interfaces with the MPU with DB7...DB0 (DB7 is the MSB).


When DL is set for 4-bit mode, the display interfaces with the MPU with only DB7...DB4 (DB7 is the MSB). Each instruction must be sent in two operations, the 4 high-order bits first, followed by the 4 low-order bits. The Busy Flag must be checked after completion of the entire 8-bit instruction.

6800-MPU Parallel Interface (default)



Item	Signal	Symbol	Min.	Typ.	Max.	Unit	Note
Address setup time	RS	tAS68	20	-	-	ns	
Address hold time	RS	tAH68	0	-	-	ns	
System cycle time		tCY68	500	-	-	ns	
Pulse width (write)	E	tPW68(W)	250	-	-	ns	
Pulse width (read)	E	tPW68(R)	250	-	-	ns	
Data setup time	DB7...DB0	tDS68	40	-	-	ns	
Data hold time	DB7...DB0	tDH68	20	-	-	ns	
Read access time	DB7...DB0	tACC68	-	-	180	ns	CL=100pF
Output disable time	DB7...DB0	tOD68	10	-	-	ns	

8080-MPU Parallel Interface



Item	Signal	Symbol	Min.	Typ.	Max.	Unit	Note
Address setup time	RS	t_{AS80}	20	-	-	ns	
Address hold time	RS	t_{AH80}	0	-	-	ns	
System cycle time		t_{CY80}	500	-	-	ns	
Pulse width (write)	/WR	$t_{PW80(W)}$	250	-	-	ns	
Pulse width (read)	/RD	$t_{PW80(R)}$	250	-	-	ns	
Data setup time	DB7...DB0	t_{DS80}	40	-	-	ns	
Data hold time	DB7...DB0	t_{DH80}	20	-	-	ns	
Read access time	DB7...DB0	t_{ACC80}	-	-	180	ns	CL=100pF
Output disable time	DB7...DB0	t_{OD80}	10	-	-	ns	


Serial Interface

In serial interface mode, instructions and data are both sent on the SDI line and clocked in with the SCL line.

/CS must go LOW before transmission, and must go HIGH when switching between writing instructions and writing data.


The data on SDI is clocked into the LCD controller on the rising edge of SCL in the following format:

Instruction transmission:




*Note: RS and RW should be used between each instruction.

Data transmission:



*Note: RS and RW only need to be set at the start of continuous data transmission.



Item	Signal	Symbol	Min.	Typ.	Max.	Unit	Note
Serial clock cycle	DB5 (SCL)	t_{CYS}	300	-	-	ns	
SCL high pulse width	DB5 (SCL)	t_{WHS}	100	-	-	ns	
SCL low pulse width	DB5 (SCL)	t_{WLS}	100	-	-	ns	
CSB setup time	CSB	t_{CSS}	150	-	-	ns	
CSB hold time	CSB	t_{CHS}	150	-	-	ns	
Data setup time	DB7 (SDI)	t_{DSS}	100	-	-	ns	
Data hold time	DB7 (SDI)	t_{DHS}	100	-	-	ns	
Read access time	DB6 (SDO)	t_{ACCS}	-	-	80	ns	

Built-in Font Tables

English/Japanese (FT[1:0] = 00, default)

Upper 4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LLLH	CG RAM (2)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LLHL	CG RAM (3)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LLHH	CG RAM (4)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LHLL	CG RAM (5)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LHLH	CG RAM (6)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LHHL	CG RAM (7)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
LHHH	CG RAM (8)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HLLL	CG RAM (9)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HLLH	CG RAM (10)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HLHL	CG RAM (11)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HLHH	CG RAM (12)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HHLL	CG RAM (13)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HHLH	CG RAM (14)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HHHL	CG RAM (15)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒
HHHH	CG RAM (16)	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒	☒

Western European table 1 (FT[1:0] = 01)

Upper 4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)			0	1	2	3	4	5	6	7	8	9	A	B	C
LLLH	CG RAM (2)		!	0	1	2	3	4	5	6	7	8	9	A	B	C
LLHL	CG RAM (3)		"	0	1	2	3	4	5	6	7	8	9	A	B	C
LLHH	CG RAM (4)		#	0	1	2	3	4	5	6	7	8	9	A	B	C
LHLL	CG RAM (5)		\$	0	1	2	3	4	5	6	7	8	9	A	B	C
LHLH	CG RAM (6)		%	0	1	2	3	4	5	6	7	8	9	A	B	C
LHHL	CG RAM (7)		&	0	1	2	3	4	5	6	7	8	9	A	B	C
LHHH	CG RAM (8)		'	0	1	2	3	4	5	6	7	8	9	A	B	C
HLLL	CG RAM (9)		(0	1	2	3	4	5	6	7	8	9	A	B	C
HLLH	CG RAM (10))	0	1	2	3	4	5	6	7	8	9	A	B	C
HLHL	CG RAM (11)		*	0	1	2	3	4	5	6	7	8	9	A	B	C
HLHH	CG RAM (12)		+	0	1	2	3	4	5	6	7	8	9	A	B	C
HHLL	CG RAM (13)		,	0	1	2	3	4	5	6	7	8	9	A	B	C
HHLH	CG RAM (14)		-	0	1	2	3	4	5	6	7	8	9	A	B	C
HHHL	CG RAM (15)		.	0	1	2	3	4	5	6	7	8	9	A	B	C
HHHH	CG RAM (16)		/	0	1	2	3	4	5	6	7	8	9	A	B	C

English/Russian (FT[1:0] = 10)

Upper 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)	А	В	С	Д	Е	Ж	З	И	Й	К	Л	М	Н	О	П
LLLH	CG RAM (2)	а	б	в	г	д	е	ё	ж	з	и	й	к	л	м	н
LLHL	CG RAM (3)	А	Б	В	Г	Д	Е	Ж	З	И	Й	К	Л	М	Н	О
LLHH	CG RAM (4)	а	б	в	г	д	е	ё	ж	з	и	й	к	л	м	н
LHLL	CG RAM (5)	А	Б	В	Г	Д	Е	Ж	З	И	Й	К	Л	М	Н	О
LHLH	CG RAM (6)	а	б	в	г	д	е	ё	ж	з	и	й	к	л	м	н
LHHL	CG RAM (7)	А	Б	В	Г	Д	Е	Ж	З	И	Й	К	Л	М	Н	О
LHHH	CG RAM (8)	а	б	в	г	д	е	ё	ж	з	и	й	к	л	м	н
HLLL	CG RAM (9)	А	Б	В	Г	Д	Е	Ж	З	И	Й	К	Л	М	Н	О
HLLH	CG RAM (10)	а	б	в	г	д	е	ё	ж	з	и	й	к	л	м	н
HLHL	CG RAM (11)	А	Б	В	Г	Д	Е	Ж	З	И	Й	К	Л	М	Н	О
HLHH	CG RAM (12)	а	б	в	г	д	е	ё	ж	з	и	й	к	л	м	н
HHLL	CG RAM (13)	А	Б	В	Г	Д	Е	Ж	З	И	Й	К	Л	М	Н	О
HHLH	CG RAM (14)	а	б	в	г	д	е	ё	ж	з	и	й	к	л	м	н
HHHL	CG RAM (15)	А	Б	В	Г	Д	Е	Ж	З	И	Й	К	Л	М	Н	О
HHHH	CG RAM (16)	а	б	в	г	д	е	ё	ж	з	и	й	к	л	м	н

Western European table 2 (FT[1:0] = 11)

Upper 4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
LLLH	CG RAM (2)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
LLHL	CG RAM (3)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
LLHH	CG RAM (4)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
LHLL	CG RAM (5)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
LHLH	CG RAM (6)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
LHHL	CG RAM (7)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
LHHH	CG RAM (8)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
HLLL	CG RAM (9)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
HLLH	CG RAM (10)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
HLHL	CG RAM (11)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
HLHH	CG RAM (12)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
HHLL	CG RAM (13)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
HHLH	CG RAM (14)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
HHHL	CG RAM (15)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士
HHHH	CG RAM (16)	士	士	士	士	士	士	士	士	士	士	士	士	士	士	士

How to use CGRAM

The Character Generator RAM (CGRAM) is used to generate custom 5x8 character patterns. There are 8 available addresses: CGRAM Address 0x00 through 0x08.

Character Code DDRAM address on Font Table used to write CGRAM character to display	CGRAM Address						Character Patterns (CGRAM data)								Character Patterns (CGRAM data)
	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
0x00	0	0	0	0	0	0	-	-	-	1	1	1	1	0	Character pattern #0
				0	0	1	-	-	-	1	0	0	0	1	
				0	1	0	-	-	-	1	0	0	0	1	
				0	1	1	-	-	-	1	1	1	1	0	
				1	0	0	-	-	-	1	0	1	0	0	
				1	0	1	-	-	-	1	0	0	1	0	
				1	1	0	-	-	-	1	0	0	0	1	
				1	1	1	-	-	-	0	0	0	0	0	
0x01	0	0	1	0	0	0	-	-	-	1	0	0	0	1	Character pattern #1
				0	0	1	-	-	-	0	1	0	1	0	
				0	1	0	-	-	-	1	1	1	1	1	
				0	1	1	-	-	-	0	0	1	0	0	
				1	0	0	-	-	-	1	1	1	1	1	
				1	0	1	-	-	-	0	0	1	0	0	
				1	1	0	-	-	-	0	0	1	0	0	
				1	1	1	-	-	-	0	0	0	0	0	
0x02...0x06	-	-	-		
	-	-	-		
	-	-	-		
	-	-	-		
	-	-	-		
0x07	1	1	1	0	0	0	-	-	-	0	0	0	0	0	Character pattern #7
				0	0	1	-	-	-	0	1	0	1	0	
				0	1	0	-	-	-	0	0	0	0	0	
				0	1	1	-	-	-	0	0	0	0	0	
				1	0	0	-	-	-	1	0	0	0	1	
				1	0	1	-	-	-	0	1	1	1	0	
				1	1	0	-	-	-	0	0	1	0	0	
				1	1	1	-	-	-	0	0	0	0	0	

Notes:

"-" = Not used

The cursor line position can be used, it will be displayed as a logic-OR if the cursor is turned ON.

CGRAM is stored in positions 0x00 through 0x07 of the font table. Therefore, to write the first CGRAM character to the display, you would move the cursor to the desired DDRAM location on the display and write character data 0x00.

Initialization Sequence

8-bit mode:

Power ON

Wait for power stabilization: $\geq 500\text{ms}$

Function Set:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	1	1	0	X	X

Check BUSY flag

Display OFF:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	0	X	X

Check BUSY flag

Display Clear:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Check BUSY flag

Entry Mode Set:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	1	0

Check BUSY flag

Home Command:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	0

Check BUSY flag

Display ON:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	1	X	X

Initialization End

4-bit mode:

Power ON

Wait for power stabilization: $\geq 500\text{ms}$

Function Set:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	1	0
0	0	0	0	1	0
0	0	1	0	X	X

Check BUSY flag

Display OFF:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	1	0	X	X

Check BUSY flag

Display Clear:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	0	0	0	1

Check BUSY flag

Entry Mode Set:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	0	1	1	0

Check BUSY flag

Home Command:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	0	0	1	0

Check BUSY flag

Display ON:

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
0	0	1	1	X	X

Initialization End

Quality Information

Test Item	Content of Test	Test Condition	Note
High Temperature storage	Test the endurance of the display at high storage temperature.	+85°C, 240hrs	2
Low Temperature storage	Test the endurance of the display at low storage temperature.	-40°C, 240hrs	1,2
High Temperature Operation	Test the endurance of the display by applying electric stress (voltage & current) at high temperature.	+80°C, 240hrs	2
Low Temperature Operation	Test the endurance of the display by applying electric stress (voltage & current) at low temperature.	-40°C, 240hrs	1,2
High Temperature / Humidity Storage	Test the endurance of the display by applying electric stress (voltage & current) at high temperature with high humidity.	+60°C, 90% RH, 240hrs	1,2
Thermal Shock resistance	Test the endurance of the display by applying electric stress (voltage & current) during a cycle of low and high temperatures.	-40°C, 30min -> 25°C, 5min -> 80°C, 30min = 1 cycle For 100 cycles	
Vibration test	Test the endurance of the display by applying vibration to simulate transportation and use.	10-55Hz, 1.5mm amplitude. 30min in each of 3 directions X, Y, Z	3
Atmospheric Pressure test	Test the endurance of the display by applying atmospheric pressure to simulate transportation by air.	115mbar, 40hrs	3
Static electricity test	Test the endurance of the display by applying electric static discharge.	Air: ±4kV, 10 times	

Note 1: No condensation to be observed.

Note 2: Conducted after 2 hours of storage at 25°C, 0%RH.

Note 3: Test performed on product itself, not inside a container.

Evaluation Criteria:

- 1: Display is fully functional during operational tests and after all tests, at room temperature.
- 2: No observable defects.
- 3: Luminance >50% of initial value.
- 4: Current consumption within 50% of initial value

Precautions for using OLEDs/LCDs/LCMs

See Precautions at www.newhavendisplay.com/specs/precautions.pdf

Warranty Information and Terms & Conditions

http://www.newhavendisplay.com/index.php?main_page=terms

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [OLED Displays & Accessories](#) category:

Click to view products by [Newhaven Display](#) manufacturer:

Other Similar products are found below :

[OLED-100H008A-RPP5N00000](#) [OLED-100H016B-RPP5N00000](#) [OLED-200H016A-LPP5N00000](#) [OLED-100H008A-GPP5N00000](#) [OLED-100H008A-LPP5N00000](#) [OLED-100H032A-BPP5N00000](#) [DEP 128160A-W](#) [OLED-100H016F-RPP5N00000](#) [OLED-100H016A-LPP5N00000](#) [OLED-128Y032A-WPP3N00000](#) [OLED-100H016A-WPP5N00000](#) [OLED-100H016H-GPP5N00000](#) [OLED-016O002B-BPP5N00000](#) [OLED-096Y064A-LPP3N00000](#) [OLED-096O064A-BPP3N00000](#) [OLED-128Y064C-LPP3N00000](#) [OLED-096Y064B-LPP3N00000](#) [OLED-128Y032A-LPP3N00000](#) [OLED-096Y064B-BPP3N00000](#) [REX009616AWPP3N00000](#) [REG010016FBPP5N00100](#) [REG010016FGPP5N00100](#) [REG010016FWPP5N00100](#) [REG010032AWPP5N00100](#) [REX064128AWPP3N0Y000](#) [14747](#) [REG010008AGPP5N00000](#) [REG010008AWPP5N00000](#) [REG010016CRPP5N00000](#) [REG010016DBPP5N00000](#) [REG010016ERPP5N00000](#) [REG010032BYPP5N00000](#) [REX012832EWAP3N00000](#) [DEP 100032A-W](#) [DEP 100032A-Y](#) [DEP 128064J-Y](#) [DEP 16202-Y](#) [DEP 20203-Y](#) [DEP 20401-Y](#) [17009](#) [OLED-016N002B-RPP5N00000](#) [OLED-016N002B-WPP5N00000](#) [OLED-016N002H-RPP5N00000](#) [OLED-020N004B-WPP5N00000](#) [OLED-100H008A-WPP5N00000](#) [OLED-100H016B-BPP5N00000](#) [OLED-100H016B-WPP5N00000](#) [OLED-100H016C-RPP5N00000](#) [OLED-100H016C-WPP5N00000](#) [OLED-100H016H-LPP5N00000](#)