Quad 2-input NAND gate Rev. 3 — 30 April 2021

Product data sheet

1. General description

The 74ALVC00-Q100 is a quad 2-input NAND gate.

Schmitt trigger action on all inputs makes the device tolerant of slow rise and fall times.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 3)
 Specified from -40 °C to +85 °C
- Wide supply voltage range from 1.65 V to 3.6 V
- 3.6 V tolerant inputs/outputs
- CMOS low power consumption
- Direct interface with TTL levels (2.7 V to 3.6 V)
- Power-down mode
- Latch-up performance exceeds 250 mA
 - Complies with JEDEC standards:
 - JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8B (2.7 V to 3.6 V)
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options
- DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints

3. Ordering information

Table 1. Ordering information

Type number	Package	nge					
	Temperature range	Name	Description	Version			
74ALVC00D-Q100	-40 °C to +85 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1			
74ALVC00PW-Q100	-40 °C to +85 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1			
74ALVC00BQ-Q100	-40 °C to +85 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	SOT762-1			

nexperia

Quad 2-input NAND gate

74ALVC00 V_{CC}

> 14 $\left(- \right)$

GND⁽¹⁾

GND 37

Pin configuration SOT762-1 (DHVQFN14)

Transparent top view

(1) This is not a ground pin. There is no electrical or mechanical requirement to solder the pad. In case

soldered, the solder land should remain floating or

60

(13 4B

(12

(11

(10 3B

(9 3A

4A

4Y

aaa-032330

terminal 1 index area

> 1B 2

1Y

2A

2B

2Y 6


connected to GND

3)


4)

5)

4. Functional diagram



5. Pinning information



5.1. Pinning



5	5.2. Pin description				
Table 2. Pin description					
Symbol	Pin	Description			
1A to 4A	1, 4, 9, 12	data input			
1B to 4B	2, 5, 10, 13	data input			
1Y to 4Y	3, 6, 8, 11	data output			
GND	7	ground (0 V)			
V _{CC}	14	supply voltage			

74ALVC00_Q100

6. Functional description

Table 3. Function selection

H = HIGH voltage level; L = LOW voltage level; X = don't care

Input	Output	
nA	nB	nY
L	X	Н
Х	L	Н
Н	Н	L

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+4.6	V
I _{ОК}	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V		-	±50	mA
Vo	output voltage	output HIGH or LOW state	[1]	-0.5	V _{CC} + 0.5	V
		output 3-state		-0.5	+4.6	V
		power-down mode; V_{CC} = 0 V		-0.5	+4.6	V
I _O	output current	$V_{O} = 0 V$ to V_{CC}		-	±50	mA
I _{CC}	supply current			-	100	mA
I _{GND}	ground current			-100	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +85 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		1.65	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	output HIGH or LOW state	0	V _{CC}	V
		output 3-state	0	3.6	V
		power-down mode; V_{CC} = 0 V	0	3.6	V
T _{amb}	ambient temperature	in free air	-40	+85	°C
Δt/ΔV	input transition rise and fall rate	V_{CC} = 1.65 V to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 V to 3.6 V	0	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T _{amb} =	= -40 °C to	+85 °C	Unit	
			Min	Typ <mark>[1]</mark>	Max]	
VIH	HIGH-level input voltage	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}	-	-	V	
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	V	
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	V	
V _{IL}	LOW-level input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	0.35 × V _{CC}	V	
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V	
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	V	
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$					
		I_{O} = -100 µA; V_{CC} = 1.65 V to 3.6 V	V _{CC} - 0.2	-	-	V	
		I _O = -6 mA; V _{CC} = 1.65 V	1.25	1.51	-	V	
		I _O = -12 mA; V _{CC} = 2.3 V	1.8	2.10	-	V	
		I _O = -18 mA; V _{CC} = 2.3 V	1.7	2.01	-	V	
		I _O = -12 mA; V _{CC} = 2.7 V	2.2	2.53	-	V	
		I _O = -18 mA; V _{CC} = 3.0 V	2.4	2.76	-	V	
	I _O = -24 mA; V _{CC} = 3.0 V	2.2	2.68	-	V		
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}					
		I_{O} = 100 µA; V_{CC} = 1.65 V to 3.6 V	-	-	0.2	V	
		I _O = 6 mA; V _{CC} = 1.65 V	-	0.11	0.3	V	
		I _O = 12 mA; V _{CC} = 2.3 V	-	0.17	0.4	V	
		I _O = 18 mA; V _{CC} = 2.3 V	-	0.25	0.6	V	
		I _O = 12 mA; V _{CC} = 2.7 V	-	0.16	0.4	V	
		I _O = 18 mA; V _{CC} = 3.0 V	-	0.23	0.4	V	
		I _O = 24 mA; V _{CC} = 3.0 V	-	0.30	0.55	V	
li –	input leakage current	V _{CC} = 3.6 V; V _I = 3.6 V or GND	-	±0.1	±5	μA	
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V _I or V _O = 0 V to 3.6 V	-	±0.1	±10	μA	
I _{CC}	supply current	V_{CC} = 3.6 V; V_{I} = V_{CC} or GND; I_{O} = 0 A	-	0.2	20	μA	
∆l _{CC}	additional supply current	per input pin; V_{CC} = 3.0 V to 3.6 V; V _I = V _{CC} - 0.6 V; I _O = 0 A	-	5	750	μA	
Cı	input capacitance		-	3.5	-	pF	

[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit, see Fig. 7.

Symbol	Parameter	Conditions		T _{amb} = -40 °C to +85 °C		Unit	
				Min	Typ[1]	Мах	
t _{pd}	propagation delay	nA, nB to nY; see <u>Fig. 6</u>	[2]				
		V _{CC} = 1.65 V to 1.95 V		1.0	2.8	4.4	ns
		V _{CC} = 2.3 V to 2.7 V		1.0	2.1	2.8	ns
		V _{CC} = 2.7 V		1.0	2.6	3.2	ns
		V _{CC} = 3.0 V to 3.6 V		1.0	2.1	3.0	ns
C _{PD}	power dissipation capacitance	per gate; V _I = GND to V _{CC} ; V _{CC} = 3.3 V	per gate; V_I = GND to V_{CC} ; V_{CC} = 3.3 V [3]		28	-	pF

[1] Typical values are measured at $T_{amb} = 25 \degree C$

[2] t_{pd} is the same as t_{PHL} and t_{PLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


 C_L = output load capacitance in pF;

V_{CC} = supply voltage in volt;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

10.1. Waveforms and test circuit



 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 6. Inputs nA, nB to output nY propagation delay times

Table 8. Measurement points

Supply voltage V _{CC}	Input V _I	V _M
1.65 V to 1.95 V	Vcc	0.5V _{CC}
2.3 V to 2.7 V	V _{CC}	0.5V _{CC}
2.7 V	2.7 V	1.5 V
3.0 V to 3.6 V	2.7 V	1.5 V

Quad 2-input NAND gate




Fig. 7. Test circuit for measuring switching times

Table 9. Test data

Supply voltage V_{CC}	Input	Input			V _{EXT}		
	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}
1.65 V to 1.95 V	V _{CC}	≤ 2.0 ns	30 pF	1 kΩ	open	2 x V _{CC}	GND
2.3 V to 2.7 V	V _{CC}	≤ 2.0 ns	30 pF	500 Ω	open	2 x V _{CC}	GND
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	6 V	GND
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	6 V	GND

Quad 2-input NAND gate

11. Package outline




Fig. 8. Package outline SOT108-1 (SO14)

Quad 2-input NAND gate




Fig. 9. Package outline SOT402-1 (TSSOP14)

⁷⁴ALVC00_Q100

Quad 2-input NAND gate




Fig. 10. Package outline SOT762-1 (DHVQFN14)

12. Abbreviations

Acronym	Description	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MIL	Military	
MM	Machine Model	
TTL	Transistor-Transistor Logic	

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74ALVC00_Q100 v.3	20210430	Product data sheet	-	74ALVC00_Q100 v.2	
Modifications:	 <u>Section 2</u>: Reference to JESD36 removed. <u>Table 4</u>: Derating values for P_{tot} total power dissipation updated (errata). 				
74ALVC00_Q100 v.2	20200921	Product data sheet	-	74ALVC00_Q100 v.1	
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. <u>Section 2</u> updated. <u>Table 4</u>: Derating values for P_{tot} total power dissipation have been updated. Package outline drawing of SOT762-1 (Fig. 10) updated. 				
74ALVC00_Q100 v.1	20140516	Product data sheet	-	-	

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

74ALVC00-Q100

Quad 2-input NAND gate

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	2
5.1. Pinning	2
5.2. Pin description	2
6. Functional description	3
7. Limiting values	3
8. Recommended operating conditions	3
9. Static characteristics	4
10. Dynamic characteristics	5
10.1. Waveforms and test circuit	5
11. Package outline	7
12. Abbreviations	10
13. Revision history	10
14. Legal information	11

© Nexperia B.V. 2021. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 30 April 2021

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below :

74HC85N NLU1G32AMUTCG NLVHC1G08DFT1G CD4068BE NL17SG32P5T5G NL17SG86DFT2G NLV14001UBDR2G NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC32ADTR2G MC74HCT20ADTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G NLV74HC02ADR2G 74HC32S14-13 74LS133 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7 NLV74HC08ADTR2G NLV74HC14ADR2G NLV74HC20ADR2G NLX2G86MUTCG 5962-8973601DA 74LVC2G02HD4-7 NLU1G00AMUTCG 74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G00HK3-7 74LVC2G86HK3-7 NLX1G99DMUTWG NLV74HC1G00DFT2G NLVHC1G08DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ86USG NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7 NLV74HC02ADTR2G NLX1G332CMUTCG NL17SG86P5T5G NL17SZ05P5T5G NLV74VHC00DTR2G