20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state

Rev. 4 — 22 January 2018

Product data sheet

1 General description

The 74ALVT16821 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. It is designed for V_{CC} operation at 2.5 V or 3.3 V with I/O compatibility to 5 V.

The 74ALVT16821 has two 10-bit, edge triggered registers, with each register coupled to a 3-state output buffer. The two sections of each register are controlled independently by the clock (nCP) and output enable ($n\overline{OE}$) control gates.

Each register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flops Q output.

The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors.

The active low output enable ($n\overline{OE}$) controls all ten 3-state buffers independent of the register operation. When $n\overline{OE}$ is LOW, the data in the register appears at the outputs. When $n\overline{OE}$ is HIGH, the outputs are in high-impedance OFF-state, which means they will neither drive nor load the bus.

2 Features and benefits


- 20-bit positive-edge triggered register
- 5 V I/O compatible
- Multiple V_{CC} and GND pins minimize switching noise
- Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- · Live insertion and extraction permitted
- Power-up reset
- Power-up 3-state
- Output capability: +64 mA and -32 mA
- · Latch-up protection:
 - JESD78: exceeds 500 mA
- ESD protection:
 - MIL STD 883, method 3015: exceeds 2000 V
 - MM: exceeds 200 V

ne<mark>x</mark>peria

3 Ordering information

Table 1. Ordering information								
Type number	Package							
	Temperature range	Name	Description	Version				
74ALVT16821DGG	-40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1				


4 Functional diagram



20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state

5 Pinning information

5.1 Pinning



74ALVT16821

20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state

5.2 Pin description

Table 2. Pin description		
Symbol	Pin	Description
1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7, 1D8, 1D9	55, 54, 52, 51, 49, 48, 47, 45, 44, 43	data inputs
1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7, 1Q8, 1Q9	2, 3, 5, 6, 8, 9, 10, 12, 13, 14	data outputs
2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7, 2D8, 2D9	42, 41, 40, 38, 37, 36, 34, 33, 31, 30	data inputs
2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7, 2Q8, 2Q9	15, 16, 17, 19, 20, 21, 23, 24, 26, 27	data outputs
1 <u>0E</u> , 2 <u>0E</u>	1, 28	output enable inputs (active LOW)
1CP, 2CP	56, 29	clock pulse inputs (active rising edge)
GND	4, 11, 18, 25, 32, 39, 46, 53	ground (0 V)
V _{CC}	7, 22, 35, 50	supply voltage

Functional description 6

Table 3. Function table ^[1]

Operating mode	Input		Internal register	Output	
	n <mark>OE</mark>	nCP	nDn		nQn
Load and read register	L	1	I	L	L
	L	1	h	Н	Н
Hold	L	NC	Х	NC	NC
Disable outputs	Н	NC	X NC		Z
	Н	1	nDn	nDn	Z

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

NC = no change;

X = don't care;

Z = high-impedance OFF-state;

↑ = LOW-to-HIGH clock transition.

Limiting values 7

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+4.6	V
VI	input voltage		[1]	-1.2	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state	[1]	-0.5	+7.0	V
I _{IK}	input clamping current	V ₁ < 0 V		-	-50	mA
I _{OK}	output clamping current	V _O < 0 V		-	-50	mA
lo	output current	output in LOW-state		-	128	mA
		output in HIGH-state		-	-64	mA
T _{stg}	storage temperature			-65	+150	°C
Tj	junction temperature		[2]	-	150	°C

 The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
 The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

Recommended operating conditions 8

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	V _{CC} = 2.5	V_{CC} = 2.5 V ± 0.2 V		V ± 0.3 V	Unit
			Min	Max	Min	Мах	
V _{CC}	supply voltage		2.3	2.7	3.0	3.6	V
VI	input voltage		0	5.5	0	5.5	V
I _{OH}	HIGH-level output current		-	-8	-	-32	mA
I _{OL}	LOW-level output current	none	-	8	-	32	mA
		current duty cycle ≤ 50 %; f ≥ 1 kHz	-	24	-	64	mA
Δt/ΔV	input transition rise and fall rate	outputs enabled	-	10	-	10	ns/V
T _{amb}	ambient temperature	free-air	-40	+85	-40	+85	°C

9 Static characteristics

Table 6. Static characteristics

At recommended operating conditions; $T_{amb} = -40$ °C to +85 °C; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
V _{CC} = 2.5	5 V ± 0.2 V	·		1	I	
V _{IK}	input clamping voltage	V _{CC} = 2.3 V; I _{IK} = -18 mA	-	-0.85	-1.2	V
V _{IH}	HIGH-level input voltage		1.7	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.7	V
V _{OH}	HIGH-level output voltage	V_{CC} = 2.3 V to 3.6 V; I _O = -100 μ A	V _{CC} - 0.2	V _{CC}	-	V
		V _{CC} = 2.3 V; I _O = -8 mA	1.8	2.1	-	V
V _{OL}	LOW-level output voltage	V _{CC} = 2.3 V; I _O = 100 μA	-	0.07	0.2	V
		V _{CC} = 2.3 V; I _O = 24 mA	-	0.3	0.5	V
		V _{CC} = 2.3 V; I _O = 8 mA	-	-	0.4	V
V _{OL(pu)}	power-up LOW-level output voltage	$V_{CC} = 2.7 \text{ V}; \text{ I}_{O} = 1 \text{ mA}; \text{ V}_{I} = V_{CC} \text{ or GND}$		-	0.55	V
l _l	input leakage current	all input pins				
		$V_{CC} = 0 V \text{ or } 2.7 V; V_1 = 5.5 V$	3] –	0.1	10	μA
		control pins				
		V_{CC} = 2.7 V; V_{I} = V_{CC} or GND	-	0.1	±1	μA
		data pins;	3]			
		V_{CC} = 2.7 V; V_{I} = V_{CC}	-	0.1	1	μA
		V _{CC} = 2.7 V; V _I = 0 V	-	0.1	-5	μA
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V _I or V _O = 0 V to 4.5 V	-	0.1	±100	μA
I _{BHL}	bus hold LOW current	data inputs; V_{CC} = 2.3 V; V_{I} = 0.7 V	-	90	-	μA
I _{BHH}	bus hold HIGH current	data inputs; V_{CC} = 2.3 V; V_{I} = 1.7 V	-	-10	-	μA
I _{EX}	external current	output in HIGH-state; V_0 = 5.5 V; V_{CC} = 2.3 V	-	10	125	μA
I _{O(pu/pd)}	power-up/power-down output current	$\label{eq:V_CC} V_{CC} \leq 1.2 \text{ V}; \text{ V}_{O} = 0.5 \text{ V to } \text{V}_{CC}; \\ \text{V}_{I} = \text{GND or } \text{V}_{CC}; \text{ n}\overline{\text{OE}} = \text{don't care} \\ \end{array}$		1	±100	μA
I _{OZ}	OFF-state output current	V_{CC} = 2.7 V; V_{I} = V_{IL} or V_{IH}				
		output HIGH-state; V _O = 2.3 V	-	0.5	5	μA
		output LOW-state; V _O = 0.5 V	-	0.5	-5	μA
I _{CC}	supply current	V_{CC} = 2.7 V; V_{I} = GND or V_{CC} ; I_{O} = 0 A				
		outputs HIGH-state	-	0.04	0.1	mA
		outputs LOW-state	-	2.3	4.5	mA
		outputs disabled	5]	0.04	0.1	mA
∆I _{CC}	additional supply current	per input pin; V_{CC} = 2.3 V to 2.7 V; one input at V_{CC} - 0.6 V; other inputs at V_{CC} or GND	<u>-</u>	0.04	0.4	mA
CI	input capacitance	V _I = 0 V or V _{CC}	-	3	-	pF
Co	output capacitance	$V_{O} = 0 V \text{ or } V_{CC}$	-	9		pF

74ALVT16821

© Nexperia B.V. 2018. All rights reserved.

74ALVT16821

20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
V _{CC} = 3.3	S V ± 0.3 V					
V _{IK}	input clamping voltage	V _{CC} = 3.0 V; I _{IK} = -18 mA	-	-0.85	-1.2	V
V _{IH}	HIGH-level input voltage		2.0	-	-	V
VIL	LOW-level input voltage		-	-	0.8	V
V _{OH}	HIGH-level output voltage	V_{CC} = 3.0 V to 3.6 V; I _O = -100 µA	V _{CC} - 0.2	V _{CC}	-	V
		V _{CC} = 3.0 V; I _O = -32 mA	2.0	2.3	-	V
V _{OL}	LOW-level output voltage	V _{CC} = 3.0 V				
		I _O = 100 μA	-	0.07	0.2	V
		I _O = 16 mA	-	0.25	0.4	V
		I _O = 32 mA	-	0.3	0.5	V
		I _O = 64 mA	-	0.4	0.55	V
V _{OL(pu)}	power-up LOW-level output voltage	V_{CC} = 3.6 V; I _O = 1 mA; V _I = V _{CC} or GND	[2] _	-	0.55	V
l _l	input leakage current	all input pins;	[3]			
		V _{CC} = 0 V or 3.6 V; V _I = 5.5V	-	0.1	10	μA
		control pins				
		V_{CC} = 3.6 V; V_{I} = V_{CC} or GND	-	0.1	±1	μA
		data pins;	[3]			
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC}$	-	0.5	1	μA
		V _{CC} = 3.6 V; V ₁ = 0 V	-	0.1	-5	μA
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V _I or V _O = 0 V to 4.5 V	-	0.1	±100	μA
I _{BHL}	bus hold LOW current	data inputs; V_{CC} = 3 V; V_I = 0.8 V	75	130	-	μA
I _{BHH}	bus hold HIGH current	data inputs; V_{CC} = 3 V; V_{I} = 2.0 V	-75	-140	-	μA
I _{BHLO}	bus hold LOW overdrive current	data inputs; V_{CC} = 3.6 V; V_{I} = 0 V to 3.6 V	^[7] 500	-	-	μA
I _{BHHO}	bus hold HIGH overdrive current	data inputs; V_{CC} = 3.6 V; V_{I} = 0 V to 3.6 V	^[7] -500	-	-	μA
I _{EX}	external current	output in HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 V$; $V_{CC} = 3.0 V$	-	10	125	μA
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; n\overline{\text{OE}} = \text{don't care}$	[8] _	1	±100	μA
I _{OZ}	OFF-state output current	V_{CC} = 3.6 V; V_{I} = V_{IL} or V_{IH}				
		output HIGH-state; V _O = 3.0 V	-	0.5	5	μA
		output LOW-state; V_0 = 0.5 V	-	0.5	-5	μA
I _{CC}	supply current	V_{CC} = 3.6 V; V_{I} = GND or V_{CC} ; I_{O} = 0 A				
		outputs HIGH-state	-	0.07	0.1	mA
		outputs LOW-state	-	5.1	7	mA
		outputs disabled	[5] _	0.07	0.1	mA

Nexperia

20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state

Symbol	Parameter	Conditions	Min	Typ ^[1]	Мах	Unit
ΔI _{CC}	additional supply current	per input pin; V _{CC} = 3 V to 3.6 V; [6] one input at V _{CC} - 0.6 V; other inputs at V _{CC} or GND	-	0.04	0.4	mA
CI	input capacitance	V _I = 0 V or V _{CC}	-	3	-	pF
C _O	output capacitance	V_{O} = 0 V or V_{CC}	-	9	-	pF

[1] All typical values for V_{CC} = 2.5 V \pm 0.2 V are measured at V_{CC} = 2.5 V and T_{amb} = 25 °C.

All typical values for V_{CC} = 3.3 V ± 0.3 V are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

[2] For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

[3] Unused pins at V_{CC} or GND.

[4] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms.

From V_{CC} = 1.2 V to (2.5 ± 0.2) V a transition time of 100 µs is permitted. This parameter is valid for T_{amb} = 25 °C only.

[5] I_{CC} with outputs disabled is measured with outputs pulled to V_{CC} or GND.

[6] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

[7] This is the bus hold overdrive current required to force the input to the opposite logic state.

[8] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms.

From V_{CC} = 1,2 V to (3.3 ± 0.3) V a transition time of 100 µs is permitted. This parameter is valid for T_{amb} = 25 °C only.

10 Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); T_{amb} = -40 °C to +85 °C; for test circuit see Figure 8.

				4.0 4.4 4.6 4.1 4.4 3.3	
Parameter	Conditions	Min	Typ ^[1]	Max	Unit
5 V ± 0.2 V					1
LOW to HIGH propagation delay	nCP to nQn; see Figure 5	1.0	2.6	4.0	ns
HIGH to LOW propagation delay	nCP to nQn; see Figure 5	1.0	2.7	4.4	ns
OFF-state to HIGH propagation delay	nOE to nQn; see Figure 7	1.5	2.8	4.6	ns
OFF-state to LOW propagation delay	nOE to nQn; see Figure 7	1.0	1.8	4.1	ns
HIGH to OFF-state propagation delay	nOE to nQn; see Figure 7	1.5	2.7	4.4	ns
LOW to OFF-state propagation delay	nOE to nQn; see Figure 7	1.0	2.1	3.3	ns
set-up time	nDn to nCP; HIGH; see Figure 6	1.5	0.1	-	ns
	nDn to nCP; LOW; see Figure 6	2.0	0.5	-	ns
hold time	nDn to nCP; HIGH; see Figure 6	0.3	-0.5	-	ns
	nDn to nCP; LOW; see Figure 6	0.5	-0.1		ns
pulse width	nCP HIGH; see Figure 5	1.5	-	-	ns
	nCP LOW	1.5	-	-	ns
maximum frequency	nCP; see <u>Figure 5</u>	150	-	-	MHz
	V ± 0.2 V LOW to HIGH propagation delay HIGH to LOW propagation delay OFF-state to HIGH propagation delay OFF-state to LOW propagation delay HIGH to OFF-state propagation delay LOW to OFF-state propagation delay LOW to OFF-state propagation delay hold time pulse width	V ± 0.2 VLOW to HIGH propagation delaynCP to nQn; see Figure 5HIGH to LOW propagation delaynCP to nQn; see Figure 5OFF-state to HIGH propagation delaynOE to nQn; see Figure 7OFF-state to LOW propagation delaynOE to nQn; see Figure 7HIGH to OFF-state propagation delaynOE to nQn; see Figure 7LOW to OFF-state propagation delaynOE to nQn; see Figure 7LOW to OFF-state propagation delaynOE to nQn; see Figure 7bold timenDn to nCP; HIGH; see Figure 6nDn to nCP; LOW; see Figure 6nDn to nCP; HIGH; see Figure 6nDn to nCP; LOW; see Figure 6nDn to nCP; LOW; see Figure 6pulse widthnCP HIGH; see Figure 5nCP LOWnCP LOW	SV ± 0.2 VLOW to HIGH propagation delaynCP to nQn; see Figure 51.0HIGH to LOW propagation delaynCP to nQn; see Figure 51.0OFF-state to HIGH propagation delaynOE to nQn; see Figure 71.5OFF-state to LOW propagation delaynOE to nQn; see Figure 71.0HIGH to OFF-state propagation delaynOE to nQn; see Figure 71.5LOW to OFF-state propagation delaynOE to nQn; see Figure 71.5LOW to OFF-state propagation delaynOE to nQn; see Figure 71.0HIGH to OFF-state propagation delaynOE to nQn; see Figure 71.0hold timenDn to nCP; HIGH; see Figure 61.5nDn to nCP; LOW; see Figure 60.3nDn to nCP; LOW; see Figure 60.3pulse widthnCP HIGH; see Figure 51.51.5nCP LOW1.5nCP LOW1.5	V ± 0.2 VLOW to HIGH propagation delaynCP to nQn; see Figure 51.02.6HIGH to LOW propagation delaynCP to nQn; see Figure 51.02.7OFF-state to HIGH propagation delaynOE to nQn; see Figure 71.52.8OFF-state to LOW propagation delaynOE to nQn; see Figure 71.01.8HIGH to OFF-state propagation delaynOE to nQn; see Figure 71.52.7LOW to OFF-state propagation delaynOE to nQn; see Figure 71.02.1set-up timenDn to nCP; HIGH; see Figure 61.50.1nDn to nCP; LOW; see Figure 60.3-0.50.5hold timenDn to nCP; LOW; see Figure 60.3-0.5pulse widthnCP HIGH; see Figure 51.5-nCP LOW1.5	V ± 0.2 VLOW to HIGH propagation delaynCP to nQn; see Figure 51.02.64.0HIGH to LOW propagation delaynCP to nQn; see Figure 51.02.74.4OFF-state to HIGH propagation delaynOE to nQn; see Figure 71.52.84.6OFF-state to LOW propagation delaynOE to nQn; see Figure 71.01.84.1HIGH to OFF-state propagation delaynOE to nQn; see Figure 71.01.84.1LOW to OFF-state propagation delaynOE to nQn; see Figure 71.02.13.3set-up timenDn to nCP; HIGH; see Figure 61.50.1-hold timenDn to nCP; LOW; see Figure 60.3-0.5-nDn to nCP; LOW; see Figure 60.5-0.1-pulse widthnCP HIGH; see Figure 51.5nCP LOW1.5


20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
V _{CC} = 3.3	3 V ± 0.3 V					
t _{PLH}	LOW to HIGH propagation delay	nCP to nQn; see Figure 5	0.5	1.7	3.0	ns
t _{PHL}	HIGH to LOW propagation delay	nCP to nQn; see Figure 5	0.5	1.8	3.2	ns
t _{PZH}	OFF-state to HIGH propagation delay	nOE to nQn; see Figure 7	1.0	2.1	3.5	ns
t _{PZL}	OFF-state to LOW propagation delay	nOE to nQn; see Figure 7	0.5	1.4	3.0	ns
t _{PHZ}	HIGH to OFF-state propagation delay	nOE to nQn; see Figure 7	1.5	2.9	4.2	ns
t _{PLZ}	LOW to OFF-state propagation delay	nOE to nQn; see Figure 7	1.5	2.4	3.4	ns
t _{su}	set-up time	nDn to nCP; HIGH; see Figure 6	1.5	0.1	-	ns
		nDn to nCP; LOW; see Figure 6	1.5	0.1	-	ns
t _h	hold time	nDn to nCP; HIGH; see Figure 6	0.5	0.1	-	ns
		nDn to nCP; LOW; see Figure 6	0.5	0.1	-	ns
t _W	pulse width	nCP HIGH; see Figure 5	1.5	-	-	ns
		nCP LOW	1.5	-	-	ns
f _{max}	maximum frequency	nCP; see <u>Figure 5</u>	150	-	-	MHz

[1] All typical values for V_{CC} = 2.5 V ± 0.2 V are measured at V_{CC} = 2.5 V and T_{amb} = 25 °C.

All typical values for V_{CC} = 3.3 V \pm 0.3 V are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

10.1 Waveforms and test circuit



Measurement points are given in <u>Table 8</u>.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 5. Propagation delay clock input (nCP) to output (nQn), clock pulse (nCP) width and maximum clock frequency

74ALVT16821

20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state




Figure 7. OFF-state to HIGH and LOW propagation delays and LOW and HIGH to OFF-state propagation delays

Table 8. Measurement points

V _{cc}	Input	Output				
	V _M	V _M	V _X	V _Y		
V _{CC} ≤ 2.7 V	0.5 x V _{CC}	0.5 x V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V		
$V_{CC} \ge 3.0 V$	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V		

74ALVT16821 Product data sheet

74ALVT16821

20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state




Table 9. Test data

Input				Load		V _{EXT}		
VI	f _i	tw	t _r , t _f	CL	RL	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}
3.0 V or V_{CC} whichever is less	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF	500 Ω	GND	6 V or V_{CC} x 2	open

20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state

11 Package outline




Figure 9. Package outline SOT364-1 (TSSOP56)

74ALVT16821 Product data sheet

12 Abbreviations

Table 10. Abbreviations				
Acronym	Description			
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
MIL	Military			
MM	Machine Model			
MOS	Metal Oxide Semiconductor			

13 Revision history

Table 11. Revision history								
Document ID	Release date	Data sheet status	Change notice	Supersedes				
74ALVT16821 v.4	20180122	Product data sheet	-	74ALVT16821 v.3				
Modifications:	Nexperia. Legal texts have 	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type number 74ALVT16821DL (SOT371-1 / SSOP56) removed. 						
74ALVT16821 v.3	20050613	Product data sheet	-	74ALVT16821 v.2				
Modifications:	 The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors. <u>Section 2</u>: modified 'JEDEC Std 17' into 'JESD78'. <u>Section 9</u>: changed maximum values of propagation delay, output enable time and output disable time. 							
74ALVT16821 v.2	19980213	Product specification	-	74ALVT16821 v.1				
74ALVT16821 v.1	19970501	Product specification	-	-				

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia

Right to make changes - Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74ALVT16821 **Product data sheet**

20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified not tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74ALVT16821

20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state

Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	3
5.1	Pinning	
5.2	Pin description	4
6	Functional description	
7	Limiting values	
8	Recommended operating conditions	5
9	Static characteristics	6
10	Dynamic characteristics	8
10.1	Waveforms and test circuit	9
11	Package outline	
12	Abbreviations	13
13	Revision history	13
14	Legal information	14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2018.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 22 January 2018 Document identifier: 74ALVT16821

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below :

 NLV14027BDG
 NLX1G74MUTCG
 703557B
 5962-90606022A
 5962-9060602FA
 NLV14013BDR2G
 M38510/30104BDA

 M38510/07106BFA
 NTE4598B
 74LVC74APW-Q100J
 74LCX16374MTDX
 74LVT74D,118
 74VHCT9273FT(BJ)
 MM74HC374WM

 MM74HC74AMX
 74LVX74MTCX
 CD40174BF3A
 HMC723LC3CTR
 5962-8681501RA
 MM74HCT273WM
 SN74LVC74APW

 SN74LVC74AD
 SN74HC273DWR
 MC74HC11ADG
 M74HC175B1R
 M74HC174RM13TR
 74ALVTH16374ZQLR
 74ALVTH32374ZKER

 74VHC9273FT(BJ)
 74VHCV374FT(BJ)
 74VHCV574FT(BJ)
 SNJ54ALS574BJ
 SN74LVC74ADR
 SN74HC574PWR
 SN74HC374AN

 SN74AS574DWR
 SN74ALS175NSR
 SN74HC175D
 SN74AC74D
 74AHC1G79GV.125
 74AHC74D.112
 74HC112D.652
 74HC574D.652

 74HCT173D.652
 74HCT374D.652
 74AHC574D.118
 74HC107D.652
 74HC7273D.652
 HEF4013BT.653
 MC74HCT273ADTR2G