Hex D-type flip-flop with reset; positive-edge triggerRev. 6 — 1 September 2021Product data sheet

1. General description

The 74HC174; 74HCT174 are hex positive edge-triggered D-type flip-flops with individual data inputs (Dn) and outputs (Qn). The common clock (CP) and master reset ($\overline{\text{MR}}$) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition is stored in the flip-flop and appears at the Q output. A LOW on $\overline{\text{MR}}$ causes the flip-flops and outputs to be reset LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. Features and benefits

- Wide supply voltage range from 2.0 to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Input levels:
 - For 74HC174: CMOS level
 - For 74HCT174: TTL level
- Six edge-triggered D-type flip-flops
- Asynchronous master reset
- Complies with JEDEC standards
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C.


3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74HC174D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT174D				
74HC174PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1
74HCT174PW			body width 4.4 mm	


nexperia

4. Functional diagram



5. Pinning information





74HC_HCT174

5.2. Pin description

Table 2. Pin description						
Symbol	Pin	Description				
MR	1	asynchronous master reset input (active LOW)				
Q0, Q1, Q2, Q3, Q4, Q5	2, 5, 7, 10, 12, 15	flip-flop output				
D0, D1, D2, D3, D4, D5	3, 4, 6, 11, 13, 14	data input				
GND	8	ground (0 V)				
СР	9	clock input (LOW-to-HIGH edge-triggered)				
V _{CC}	16	positive supply voltage				

6. Functional description

Table 3. Function table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

 $X = don't care; \uparrow = LOW-to-HIGH clock transition.$

Operating modes	Inputs	puts					
	MR	СР	Dn	Qn			
reset (clear)	L	Х	Х	L			
load "1"	Н	1	h	Н			
load "0"	Н	1	l	L			

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I} < -0.5 \text{ V or } V_{\rm I} > V_{\rm CC} + 0.5 \text{ V}$ [1]	-	±20	mA
I _{OK}	output clamping current	$V_{\rm O} < -0.5 \text{ V or } V_{\rm O} > V_{\rm CC} + 0.5 \text{ V}$ [1]	-	±20	mA
lo	output current	$-0.5 V < V_O < V_{CC} + 0.5 V$	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C [2	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C.

For SOT403-1 (TSSOP16) package: Ptot derates linearly with 8.5 mW/K above 91 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		74HC174			74HCT174		
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Max	1
74HC17	4									
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
VIL	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}		$V_{I} = V_{IH}$ or V_{IL}								
	output voltage	I _O = -20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH}$ or V_{IL}								
	output voltage	I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I_0 = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I_0 = 5.2 mA; V_{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
lı –	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Мах	Min	Max	
74HCT1	74						1	1	1	
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
VIL	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 V$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	V _{OL} LOW-level output voltage	$V_{I} = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 V$								
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 5.2 mA; V _{CC} = 5.5 V	-	0.15	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	8.0	-	80	-	160	μA
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 V;$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 V$ to 5.5 V								
		Dn input	-	25	90	-	112.5	-	122.5	μA
		CP input	-	130	468	-	585	-	637	μA
		MR input	-	125	450	-	562.5	-	612.5	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

Hex D-type flip-flop with reset; positive-edge trigger

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit, see Fig. 8

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Мах	Min	Max	
74HC17	4								_	1
t _{pd}	propagation	CP to Qn; see Fig. 6 [1]								
	delay	V _{CC} = 2.0 V	-	55	165	-	205	-	250	ns
		V _{CC} = 4.5 V	-	20	33	-	41	-	50	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	17	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	16	28	-	35	-	43	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Fig. 7								
	propagation	V _{CC} = 2.0 V	-	44	150	-	190	-	225	ns
	delay	V _{CC} = 4.5 V	-	16	30	-	38	-	45	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	13	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	13	26	-	33	-	38	ns
t _t	transition time	Qn output; see Fig. 6 [2]								
		V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
	V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns	
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
t _W	pulse width	CP input HIGH or LOW; see Fig. 6								
		V _{CC} = 2.0 V	80	17	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	6	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	5	-	17	-	20	-	ns
		MR input LOW; see Fig. 7								
		V _{CC} = 2.0 V	80	12	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	4	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	3	-	17	-	20	-	ns
t _{rec}	recovery time	MR to CP; see Fig. 7								
		V _{CC} = 2.0 V	5	-11	-	5	-	5	-	ns
		V _{CC} = 4.5 V	5	-4	-	5	-	5	-	ns
		V _{CC} = 6.0 V	5	-3	-	5	-	5	-	ns
t _{su}	set-up time	Dn to CP; see Fig. 6								
		V _{CC} = 2.0 V	60	6	-	75	-	90	-	ns
		V _{CC} = 4.5 V	12	2	-	15	-	18	-	ns
		V _{CC} = 6.0 V	10	2	-	13	-	15	-	ns
t _h	hold time	Dn to CP; see Fig. 6								
		V _{CC} = 2.0 V	3	-6	-	3	-	3	-	ns
		V _{CC} = 4.5 V	3	-2	-	3	-	3	-	ns
		V _{CC} = 6.0 V	3	-2	-	3	-	3	-	ns

Hex D-type flip-flop with reset; positive-edge trigger


Symbol	Parameter	meter Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
f _{max}	maximum	CP input; see <u>Fig. 6</u>								
	frequency	V _{CC} = 2.0 V	6	30	-	5	-	4	-	MHz
		V _{CC} = 4.5 V	30	90	-	24	-	20	-	MHz
		V _{CC} = 6.0 V	35	107	-	28	-	24	-	MHz
		V _{CC} = 5.0 V; C _L = 15 pF	-	99	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance	per package; [3] $V_I = GND$ to V_{CC}	-	17	-	-	-	-	-	pF
74HCT1	74								-	
t _{pd} propagation		CP to Qn; see Fig. 6 [1]								
	delay	V _{CC} = 4.5 V	-	21	35	-	44	-	53	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	18	-	-	-	-	-	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Fig. 7								
	propagation delay	V _{CC} = 4.5 V	-	20	35	-	44	-	53	ns
delay	V _{CC} = 5.0 V; C _L = 15 pF	-	17	-	-	-	-	-	ns	
t _t transition tim	transition time	Qn output; see Fig. 6 [2]								
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t _W	pulse width	CP input; see <u>Fig. 6</u>								
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
		MR input LOW; see Fig. 7								
		V _{CC} = 4.5 V	20	7	-	25	-	30	-	ns
t _{rec}	recovery time	MR to CP; see Fig. 7								
		V _{CC} = 4.5 V	12	-3	-	15	-	18	-	ns
t _{su}	set-up time	Dn to CP; see <u>Fig. 6</u>								
		V _{CC} = 4.5 V	16	4	-	20	-	24	-	ns
t _h	hold time	Dn to CP; see Fig. 6								
		V _{CC} = 4.5 V	5	-3	-	5	-	5	-	ns
f _{max}	maximum	CP input; see <u>Fig. 6</u>								
	frequency	V _{CC} = 4.5 V	30	63	-	24	-	20	-	MHz
		V _{CC} = 5.0 V; C _L = 15 pF	-	69	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance	per package; [3] V_1 = GND to V_{CC} - 1.5 V	-	17	-	-	-	-	-	pF

t_{pd} is the same as t_{PHL} and t_{PLH}.
 t_t is the same as t_{THL} and t_{TLH}.
 C_{PD} is used to determine the dynamic power dissipation (P_D in μW). P_D = C_{PD} × V_{CC}² × f_i + Σ (C_L × V_{CC}² × f_o) where: f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$


 Σ (C_L × V_{CC}² × f_o) = sum of outputs; C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V.



10.1. Waveforms and test circuit

Fig. 6. Input to output propagation delay, output transition time, clock input pulse width, set-up and hold times for data input and maximum frequency



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 7. Master reset to output propagation delays, master reset pulse width and master reset to clock recovery time

Table 8. Measurement points

Туре	Input		Output			
	VI	V _M	V _M			
74HC174	V _{CC}	0.5V _{CC}	0.5V _{CC}			
74HCT174	3 V	1.3 V	1.3 V			

Hex D-type flip-flop with reset; positive-edge trigger




Table 9. Test data

Туре	Input		Load	S1 position	
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}
74HC174	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT174	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

Hex D-type flip-flop with reset; positive-edge trigger

11. Package outline




Fig. 9. Package outline SOT109-1 (SO16)

74HC_HCT174

Hex D-type flip-flop with reset; positive-edge trigger




Fig. 10. Package outline SOT403-1 (TSSOP16)

12. Abbreviations

Table 10. Abbreviations					
Acronym	Description				
CMOS	Complementary Metal-Oxide Semiconductor				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
HBM	Human Body Model				
MM	Machine Model				
TTL	Transistor-Transistor Logic				

13. Revision history

Release date	Data sheet status	Change notice	Supersedes	
20210901	Product data sheet	-	74HC_HCT174 v.5	
Type number 74HCT174DB (SOT338-1/SSOP16) removed.				
20210226	Product data sheet	-	74HC_HCT174 v.4	
 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type number 74HC174DB (SOT338-1/SSOP16) removed. <u>Section 2</u> updated. <u>Section 7</u>: Derating values for P_{tot} total power dissipation updated. 				
20160512	Product data sheet	-	74HC_HCT174 v.3	
Type numbers 74HC174N and 74HCT174N (SOT38-4) removed.				
20130416	Product data sheet	-	74HC_HCT174_CNV_2	
 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 				
19980708	Product specification	-	-	
	 20210901 Type number 20210226 The formating output of the section of the se	 20210901 Product data sheet Type number 74HCT174DB (SOT338-20210226 Product data sheet The format of this data sheet has been guidelines of Nexperia. Legal texts have been adapted to the r Type number 74HC174DB (SOT338-1) Section 2 updated. Section 7: Derating values for P_{tot} total 20160512 Product data sheet Type numbers 74HC174N and 74HCT 20130416 Product data sheet The format of this data sheet has been guidelines of NXP Semiconductors. Legal texts have been adapted to the r 	20210901 Product data sheet - Type number 74HCT174DB (SOT338-1/SSOP16) removed 20210226 Product data sheet - The format of this data sheet has been redesigned to conguidelines of Nexperia. - Legal texts have been adapted to the new company name Type number 74HC174DB (SOT338-1/SSOP16) removed Section 2 updated. Section 7: Derating values for Ptot total power dissipation 20160512 Product data sheet - Type numbers 74HC174N and 74HCT174N (SOT38-4) 20130416 Product data sheet The format of this data sheet has been redesigned to conguidelines of NXP Semiconductors. -	

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

Hex D-type flip-flop with reset; positive-edge trigger

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	2
5.1. Pinning	2
5.2. Pin description	3
6. Functional description	3
7. Limiting values	3
8. Recommended operating conditions	4
9. Static characteristics	4
10. Dynamic characteristics	6
10.1. Waveforms and test circuit	8
11. Package outline	10
12. Abbreviations	12
13. Revision history	12
14. Legal information	13

© Nexperia B.V. 2021. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 1 September 2021

74HC_HCT174

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below :

 NLV14027BDG
 NLX1G74MUTCG
 703557B
 NLV14013BDR2G
 NTE4598B
 74LVC74APW-Q100J
 74LCX16374MTDX
 74LVT74D,118

 74VHCT9273FT(BJ)
 MM74HC374WM
 74LVX74MTCX
 HMC723LC3CTR
 MM74HCT273WM
 SN74LVC74APW
 SN74LVC74AD

 SN74HC273DWR
 MC74HC11ADG
 M74HC175B1R
 M74HC174RM13TR
 74ALVTH16374ZQLR
 74ALVTH32374ZKER

 74VHC9273FT(BJ)
 74VHCV374FT(BJ)
 74VHCV574FT(BJ)
 SN74LVC74ADR
 SN74HC574PWR
 SN74HC374AN
 SN74AS574DWR

 SN74ALS175NSR
 SN74HC175D
 SN74AC74D
 74AHC1G79GV.125
 74AHC74D.112
 74HC574D.652
 74HC173D.652
 74HC173PW.112

 74HC174PW.112
 74HC175DW.112
 74HC377DB.118
 74HC73D.652
 74HC173PW.112
 74HC173PW.112