Dual 4-bit synchronous binary counter Rev. 6 — 9 October 2020

1. General description

The 74HC4520; 74HCT4520 are dual 4-bit internally synchronous binary counters with two clock inputs (nCP0 and nCP1). They have buffered outputs from all 4 bit positions (nQ0 to nQ3) and an asynchronous master reset input (nMR). The counter advances on the LOW-to-HIGH transition of nCP0 when nCP1 is HIGH. It also advances on the HIGH-to-LOW transition of nCP1 when nCP0 is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter. The other clock input may be used as a clock enable input. A HIGH on nMR, resets the counter (nQ0 to nQ3 = LOW) independent of nCP0 and nCP1. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. Features and benefits

- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
 - Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- Input levels:
 - For 74HC4520: CMOS level
 - For 74HCT4520: TTL level
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Applications

- Multistage synchronous counting
- Multistage asynchronous counting
- Frequency dividers

4. Ordering information

Table 1. Ordering information

| Type number | Package | Package | | | | | | | | |
|-------------|-------------------|---------|---|----------|--|--|--|--|--|--|
| | Temperature range | Name | Description | Version | | | | | | |
| 74HC4520D | -40 °C to +125 °C | SO16 | plastic small outline package; 16 leads; | SOT109-1 | | | | | | |
| 74HCT4520D | | | body width 3.9 mm | | | | | | | |
| 74HC4520PW | -40 °C to +125 °C | TSSOP16 | plastic thin shrink small outline package; 16 leads; body width 4.4 mm | SOT403-1 | | | | | | |

nexperia

5. Functional diagram




Fig. 1. Functional diagram






Fig. 2. **Timing diagram**



2/14

6. Pinning information



6.2. Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|------------------------------|----------------|---|
| 1CP0, 2CP0 | 1, 9 | clock input (LOW-to-HIGH edge-triggered) |
| 1 <u>CP</u> 1, 2 <u>CP</u> 1 | 2, 10 | clock input (HIGH-to-LOW edge-triggered) |
| 1Q0 to 1Q3 | 3, 4, 5, 6 | output |
| 1MR, 2MR | 7, 15 | asynchronous master reset input (active HIGH) |
| GND | 8 | ground (0 V) |
| 2Q0 to 2Q3 | 11, 12, 13, 14 | output |
| V _{CC} | 16 | supply voltage |

7. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care; $\uparrow = positive-going transition; \downarrow = negative-going transition.$

| nCP0 | nCP1 | nMR | Mode |
|--------------|--------------|-----|------------------|
| 1 | Н | L | counter advances |
| L | \downarrow | L | counter advances |
| \downarrow | Х | L | no change |
| Х | 1 | L | no change |
| 1 | L | L | no change |
| Н | Ļ | L | no change |
| Х | X | Н | nQ0 to nQ3 = LOW |

74HC_HCT4520

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Мах | Unit |
|------------------|-------------------------|--|------|------|------|
| V _{CC} | supply voltage | | -0.5 | +7.0 | V |
| I _{IK} | input clamping current | $V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V | - | ±20 | mA |
| I _{OK} | output clamping current | $V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V | - | ±20 | mA |
| lo | output current | V_{O} = -0.5 V to V_{CC} + 0.5 V | - | ±25 | mA |
| I _{CC} | supply current | | - | 50 | mA |
| I _{GND} | ground current | | -50 | - | mA |
| T _{stg} | storage temperature | | -65 | +150 | °C |
| P _{tot} | total power dissipation | [1] | - | 500 | mW |

 For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

| Symbol | Parameter Conditions | | 74HC4520 | | | 7 | Unit | | |
|------------------|-------------------------------------|-------------------------|----------|------|-----------------|-----|------|-----------------|------|
| | | | Min | Тур | Мах | Min | Тур | Max | |
| V _{CC} | supply voltage | | 2.0 | 5.0 | 6.0 | 4.5 | 5.0 | 5.5 | V |
| VI | input voltage | | 0 | - | V _{CC} | 0 | - | V _{CC} | V |
| Vo | output voltage | | 0 | - | V _{CC} | 0 | - | V _{CC} | V |
| T _{amb} | ambient temperature | | -40 | +25 | +125 | -40 | +25 | +125 | °C |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 2.0 V | - | - | 625 | - | - | - | ns/V |
| | | V _{CC} = 4.5 V | - | 1.67 | 139 | - | 1.67 | 139 | ns/V |
| | | V _{CC} = 6.0 V | - | - | 83 | - | - | - | ns/V |

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol Parameter | | Conditions | 25 °C | | | -40 °C to +85 °C | | -40 °C to +125 °C | | Unit |
|----------------------------|---|-------------------------|-------|-----|------|---------------------|------|----------------------|------|------|
| | | | Min | Тур | Max | Min | Мах | Min | Max | |
| 74HC45 | 20 | | | | | | | | | |
| V _{IH} HIGH-level | V _{CC} = 2.0 V | 1.5 | 1.2 | - | 1.5 | - | 1.5 | - | V | |
| | input voltage | V _{CC} = 4.5 V | 3.15 | 2.4 | - | 3.15 | - | 3.15 | - | V |
| | | V _{CC} = 6.0 V | 4.2 | 3.2 | - | 4.2 | - | 4.2 | - | V |
| V _{IL} | / _{IL} LOW-level input voltage | V _{CC} = 2.0 V | - | 0.8 | 0.5 | - | 0.5 | - | 0.5 | V |
| | | V _{CC} = 4.5 V | - | 2.1 | 1.35 | - | 1.35 | - | 1.35 | V |
| | | V _{CC} = 6.0 V | - | 2.8 | 1.8 | - | 1.8 | - | 1.8 | V |

Dual 4-bit synchronous binary counter

| Symbol | Parameter | Conditions | | 25 °C | | | °C to 5 °C | | °C to 5 °C | Unit |
|------------------|-----------------------------|---|------|-------|------|------|---------------|-----|---------------|------|
| | | | Min | Тур | Мах | Min | Max | Min | Max | 1 |
| V _{OH} | HIGH-level | V _I = V _{IH} or V _{IL} | | | | | | | | |
| | output voltage | I _O = -20 μA; V _{CC} = 2.0 V | 1.9 | 2.0 | - | 1.9 | - | 1.9 | - | V |
| | | I _O = -20 μA; V _{CC} = 4.5 V | 4.4 | 4.5 | - | 4.4 | - | 4.4 | - | V |
| | | I _O = -20 μA; V _{CC} = 6.0 V | 5.9 | 6.0 | - | 5.9 | - | 5.9 | - | V |
| | | I _O = -4.0; V _{CC} = 4.5 V | 3.98 | 4.32 | - | 3.84 | - | 3.7 | - | V |
| | | I _O = -5.2; V _{CC} = 6.0 V | 5.48 | 5.81 | - | 5.34 | - | 5.2 | - | V |
| V _{OL} | LOW-level | V _I = V _{IH} or V _{IL} | | | | | | | | |
| | output voltage | I _O = 20 μA; V _{CC} = 2.0 V | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | I _O = 20 μA; V _{CC} = 4.5 V | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | I _O = 20 μA; V _{CC} = 6.0 V | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | I _O = 4.0 mA; V _{CC} = 4.5 V | - | 0.15 | 0.26 | - | 0.33 | - | 0.4 | V |
| | | I _O = 5.2 mA; V _{CC} = 6.0 V | - | 0.16 | 0.26 | - | 0.33 | - | 0.4 | V |
| I _I | input leakage current | $V_1 = V_{CC}$ or GND; $V_{CC} = 6.0$ V | - | - | ±0.1 | - | ±1.0 | - | ±1.0 | μA |
| I _{CC} | supply current | $V_1 = V_{CC}$ or GND; $I_0 = 0$ A; $V_{CC} = 6.0$ V | - | - | 8.0 | - | 80.0 | - | 160.0 | μA |
| CI | input capacitance | | - | 3.5 | - | - | - | - | - | pF |
| 74HCT4 | 520 | | 1 | | | | | | | - |
| V _{IH} | HIGH-level input voltage | V _{CC} = 4.5 V to 5.5 V | 2.0 | 1.6 | - | 2.0 | - | 2.0 | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 4.5 V to 5.5 V | - | 1.2 | 0.8 | - | 0.8 | - | 0.8 | V |
| V _{OH} | HIGH-level | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$ | | | | | | | | |
| | output voltage | Ι _O = -20 μΑ | 4.4 | 4.5 | - | 4.4 | - | 4.4 | - | V |
| | | I _O = -4.0 mA | 3.98 | 4.32 | - | 3.84 | - | 3.7 | - | V |
| V _{OL} | LOW-level | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$ | | | | | | | | |
| | output voltage | I _O = 20 μA | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | I _O = 4.0 mA | - | 0.15 | 0.26 | - | 0.33 | - | 0.4 | V |
| l _l | input leakage current | $V_1 = V_{CC}$ or GND; $V_{CC} = 5.5 V$ | - | - | ±0.1 | - | ±1.0 | - | ±1.0 | μA |
| I _{CC} | supply current | $V_1 = V_{CC}$ or GND; $I_0 = 0$ A; $V_{CC} = 5.5$ V | - | - | 8.0 | - | 80.0 | - | 160.0 | μA |
| ΔI _{CC} | additional supply current | per input pin; $V_I = V_{CC} - 2.1 V$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 V$ to 5.5 V; $I_O = 0 A$ | | | | | | | | |
| | | pin nCP0, nCP1 | - | 80 | 288 | - | 360 | - | 392 | μA |
| | | pin nMR | - | 150 | 540 | - | 675 | - | 735 | μA |
| CI | input capacitance | | - | 3.5 | - | - | - | - | - | pF |

11. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit, see Fig. 8.

| Symbol | Parameter | Conditions | | 25 °C | | | °C to 5 °C | | °C to 5 °C | Unit |
|-----------------------------------|---|---|-----|-------|-----|-----|---------------|-----|---------------|------|
| | | | Min | Тур | Max | Min | Max | Min | Max | 1 |
| 74HC45 | 20 | | | | | | | | | |
| t _{pd} | propagation | nCP0 to nQn; see Fig. 6 [| 1] | | | | | | | |
| | delay | V _{CC} = 2.0 V | - | 77 | 240 | - | 300 | - | 360 | ns |
| | | V _{CC} = 4.5 V | - | 28 | 48 | - | 60 | - | 72 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 24 | - | - | - | - | - | ns |
| | | V _{CC} = 6.0 V | - | 22 | 41 | - | 51 | - | 61 | ns |
| | | nCP1 to nQn; see Fig. 6 [| 1] | | | | | | | |
| | | V _{CC} = 2.0 V | - | 77 | 240 | - | 300 | - | 360 | ns |
| | | V _{CC} = 4.5 V | - | 28 | 48 | - | 60 | - | 72 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 24 | - | - | - | - | - | ns |
| | V _{CC} = 6.0 V | - | 22 | 41 | - | 51 | - | 61 | ns | |
| | | nMR to nQn; see <u>Fig. 6</u> | | | | | | | | |
| | propagation delay | V _{CC} = 2.0 V | - | 44 | 150 | - | 190 | - | 225 | ns |
| | uciay | V _{CC} = 4.5 V | - | 16 | 30 | - | 38 | - | 45 | ns |
| | V _{CC} = 5.0 V; C _L = 15 pF | - | 13 | - | - | - | - | - | ns | |
| | | V _{CC} = 6.0 V | - | 13 | 26 | - | 33 | - | 38 | ns |
| t _t transition time | transition | nQn; see <u>Fig. 6</u> [/ | 2] | | | | | | | |
| | time | V _{CC} = 2.0 V | - | 19 | 75 | - | 95 | - | 110 | ns |
| | | V _{CC} = 4.5 V | - | 7 | 15 | - | 19 | - | 22 | ns |
| | | V _{CC} = 6.0 V | - | 6 | 13 | - | 16 | - | 19 | ns |
| t _W | pulse width | nCP0, n CP 1 HIGH or LOW; see <u>Fig. 7</u> | | | | | | | | |
| | | V _{CC} = 2.0 V | 80 | 22 | - | 100 | - | 120 | - | ns |
| | | V _{CC} = 4.5 V | 16 | 8 | - | 20 | - | 24 | - | ns |
| | | V _{CC} = 6.0 V | 14 | 6 | - | 17 | - | 20 | - | ns |
| | | nMR HIGH; see <u>Fig. 7</u> | | | | | | | | |
| | | V _{CC} = 2.0 V | 120 | 39 | - | 150 | - | 180 | - | ns |
| | | V _{CC} = 4.5 V | 24 | 14 | - | 30 | - | 36 | - | ns |
| | | V _{CC} = 6.0 V | 20 | 11 | - | 26 | - | 31 | - | ns |
| t _{rec} | recovery time | nMR to nCP0, nCP1; see <u>Fig. 7</u> | | | | | | | | |
| | | V _{CC} = 2.0 V | 0 | -28 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 4.5 V | 0 | -10 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 6.0 V | 0 | -8 | - | 0 | - | 0 | - | ns |
| t _{su} | set-up time | nCP0 to nCP1; nCP1 to nCP0; see <u>Fig. 6</u> | | | | | | | | |
| | | V _{CC} = 2.0 V | 80 | 14 | - | 100 | - | 120 | - | ns |
| | | $V_{CC} = 4.5 V$ | 16 | 5 | - | 20 | - | 24 | - | ns |
| | | V _{CC} = 6.0 V | 14 | 4 | - | 17 | - | 20 | - | ns |

Dual 4-bit synchronous binary counter

| Symbol | Parameter | Conditions | | 25 °C | | | °C to 5 °C | | °C to 5 °C | Unit |
|------------------------------|-------------------------------------|---|-----|-------|-----|-----|---------------|-----|---------------|------|
| | | | Min | Тур | Max | Min | Max | Min | Max | 1 |
| f _{max} | maximum | nCP0, nCP1; see <u>Fig. 7</u> | | | | | | | | |
| | frequency | V _{CC} = 2.0 V | 6 | 19 | - | 4.8 | - | 4 | - | MHz |
| | | V _{CC} = 4.5 V | 30 | 58 | - | 24 | - | 20 | - | MHz |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 68 | - | - | - | - | - | MHz |
| | | V _{CC} = 6.0 V | 35 | 69 | - | 28 | - | 24 | - | MHz |
| C _{PD} | power dissipation capacitance | $V_1 = GND$ to V_{CC} ; $V_{CC} = 5 V$; [3] $f_i = 1 MHz$ | - | 29 | - | - | - | - | - | pF |
| 74HCT4 | 520 | | | | | | 1 | | | |
| t _{pd} | propagation | nCP0 to nQn; see Fig. 6 [1] | | | | | | | | |
| | delay | V _{CC} = 4.5 V | - | 28 | 53 | - | 66 | - | 80 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 24 | - | - | - | - | - | ns |
| | | nCP1 to nQn; see Fig. 6 [1] | | | | | | | | |
| | | V _{CC} = 4.5 V | - | 25 | 53 | - | 66 | - | 80 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 24 | - | - | - | - | - | ns |
| t _{PHL} HIGH to LOW | | nMR to nQn; see <u>Fig. 6</u> | | | | | | | | |
| | propagation | V _{CC} = 4.5 V | - | 16 | 35 | - | 44 | - | 53 | ns |
| | delay | V _{CC} = 5.0 V; C _L = 15 pF | - | 13 | - | - | - | - | - | ns |
| t _t | transition | nQn; see <u>Fig. 6</u> [2] | | | | | | | | |
| | time | V _{CC} = 4.5 V | - | 7 | 15 | - | 19 | - | 22 | ns |
| t _W | pulse width | nCP0, n CP 1 HIGH or LOW; see <u>Fig. 7</u> | | | | | | | | |
| | | V _{CC} = 4.5 V | 20 | 10 | - | 25 | - | 30 | - | ns |
| | | nMR HIGH; see <u>Fig. 7</u> | | | | | | | | |
| | | V _{CC} = 4.5 V | 20 | 12 | - | 25 | - | 30 | - | ns |
| t _{rec} | recovery time | nMR to nCP0, nCP1; see <u>Fig. 7</u> | | | | | | | | |
| | | V _{CC} = 4.5 V | 0 | -8 | - | 0 | - | 0 | - | ns |
| t _{su} | set-up time | nCP0 to nCP1; nCP1 to nCP0; see <u>Fig. 6</u> | | | | | | | | |
| | | V _{CC} = 4.5 V | 16 | 6 | - | 20 | - | 24 | - | ns |
| f _{max} | maximum | nCP0, n CP 1; see <u>Fig. 7</u> | | | | | | | | |
| | frequency | V _{CC} = 4.5 V | 30 | 58 | - | 24 | - | 20 | - | MHz |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 64 | - | - | - | - | - | MHz |
| C _{PD} | power dissipation capacitance | $V_{I} = GND \text{ to } V_{CC} - 1.5 \text{ V}; V_{CC} = 5 \text{ V}; $ [3] $f_{i} = 1 \text{ MHz}$ | | 24 | - | - | - | - | - | pF |

t_{pd} is the same as t_{PHL} and t_{PLH}.
 t_t is the same as t_{THL} and t_{TLH}.
 C_{PD} is used to determine the dynamic power dissipation (P_D in μW): P_D = C_{PD} × V_{CC}² × f_i × N + Σ(C_L × V_{CC}² × f_o) where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;


 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;


N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$

Dual 4-bit synchronous binary counter



11.1. Waveforms and test circuit



Measurement points are given in Table 8.

The logic levels V_{OH} and V_{OL} are typical output voltage levels that occur with the output load.

Fig. 7. nMR recovery time, minimum nCP0, nCP1, nMR pulse widths and maximum frequency

Table 8. Measurement points

| Туре | Input | Output | |
|-----------|---------------------|------------------------|---------------------|
| | V _M | VI | V _M |
| 74HC4520 | $0.5 \times V_{CC}$ | GND to V _{CC} | $0.5 \times V_{CC}$ |
| 74HCT4520 | 1.3 V | GND to 3 V | 1.3 V |

Dual 4-bit synchronous binary counter




Table 9. Test data

| Туре | Input L | | Load | S1 position | |
|-----------|------------------------|---------------------------------|--------------|-------------|-------------------------------------|
| | VI | t _r , t _f | CL | RL | t _{PHL} , t _{PLH} |
| 74HC4520 | GND to V _{CC} | 6 ns | 15 pF, 50 pF | 1 kΩ | open |
| 74HCT4520 | GND to 3 V | 6 ns | 15 pF, 50 pF | 1 kΩ | open |

12. Package outline




Fig. 9. Package outline SOT109-1 (SO16)

74HC_HCT4520

Dual 4-bit synchronous binary counter




Fig. 10. Package outline SOT403-1 (TSSOP16)

⁷⁴HC_HCT4520

13. Abbreviations

| Table 10. Abbreviations | | | | | |
|-------------------------|---|--|--|--|--|
| Acronym | Description | | | | |
| CMOS | Complementary Metal-Oxide Semiconductor | | | | |
| DUT | Device Under Test | | | | |
| ESD | ElectroStatic Discharge | | | | |
| HBM | Human Body Model | | | | |
| MM | Machine Model | | | | |
| TTL | Transistor-Transistor Logic | | | | |

14. Revision history

Table 11. Revision history Document ID Relea

| Document ID | Release date | Data sheet status | Change notice | Supersedes | |
|----------------------|--|-----------------------|---------------|----------------------|--|
| 74HC_HCT4520 v.6 | 20201009 | Product data sheet | - | 74HC_HCT4520 v.5 | |
| Modifications: | <u>Section 2</u> updated. <u>Table 4</u>: Derating values for P_{tot} total power dissipation have been updated. | | | | |
| 74HC_HCT4520 v.5 | 20190214 | Product data sheet | - | 74HC_HCT4520 v.4 | |
| Modifications: | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type numbers 74HC4520DB and 74HCT4520DB (SOT338-1) removed. | | | | |
| 74HC_HCT4520 v.4 | 20160510 | Product data sheet | - | 74HC_HCT4520 v.3 | |
| Modifications: | Type numbers 74HC4520N and 74HCT4520N (SOT38-4) removed. | | | | |
| 74HC_HCT4520 v.3 | 20141204 | Product data sheet | - | 74HC_HCT4520_CNV v.2 | |
| Modifications: | The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. | | | | |
| 74HC_HCT4520_CNV v.2 | 19930927 | Product specification | - | - | |

15. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|-----------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

Dual 4-bit synchronous binary counter

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

| 1. General descripti | on1 |
|-------------------------|----------------------|
| 2. Features and ben | efits 1 |
| 3. Applications | |
| 4. Ordering information | tion1 |
| 5. Functional diagra | m2 |
| 6. Pinning informati | on3 |
| 6.1. Pinning | |
| 6.2. Pin description | |
| 7. Functional descri | ption3 |
| 8. Limiting values | |
| 9. Recommended op | perating conditions4 |
| 10. Static characteri | stics4 |
| 11. Dynamic charact | teristics6 |
| 11.1. Waveforms and | test circuit 8 |
| 12. Package outline | |
| 13. Abbreviations | |
| 14. Revision history | 12 |
| 15. Legal informatio | n13 |
| | 1 |

© Nexperia B.V. 2020. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 9 October 2020

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter ICs category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below :

 CD4018BE
 CD4060BE
 NLV14040BDR2G
 NLV14017BDG
 74VHC163FT
 74HCT4040BQ-Q100X
 74VHC161FT(BJ)

 74VHC163FT(BJ)
 74HC393D.652
 74HCT4040D.653
 74HC191D.652
 74HC160D,652
 74HC390DB,118
 74HC163PW.112

 74HC191PW.112
 74HC393DB.118
 74HC4024D.652
 74HCT193DB.112
 74HC193PW.112
 74HC390D.652

 74HC4017PW.112
 74HC4020DB.112
 74HC4020PW.112
 74HC4040DB.112
 74HC4060DB.112
 74HC4520D.112

 74HCT393DB.112
 74HCT6323AD.112
 74LV393DW.112
 74LV4060DB.112
 74LV4060DB.112
 74LV4060PW.112

 74LVC161D.112
 74LVC161PW.112
 XD74LS90
 XD74LS93
 CD4017BE
 XD74LS161
 XD74LS193
 CD4060BE
 XD4553

 XD74LS163
 XD74LS190
 XD40192
 CD4040BE
 XD40192
 XD4040BE
 XD40192
 XD4040BE