Octal D-type flip-flop with reset; positive-edge triggerRev. 2 — 3 September 2020Product data sheet

### 1. General description

The 74HC273-Q100; 74HCT273-Q100 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset ( $\overline{\text{MR}}$ ) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on  $\overline{\text{MR}}$  forces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)


   Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  - Complies with JEDEC standards:
    - JESD8C (2.7 V to 3.6 V)
    - JESD7A (2.0 V to 6.0 V)
- Input levels:
  - For 74HC273-Q100: CMOS level
  - For 74HCT273-Q100: TTL level
- Common clock and master reset
- Eight positive edge-triggered D-type flip-flops
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options
- DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints




# 3. Ordering information

Type number	Package				
	Temperature range	Name	Description	Version	
74HC273D-Q100	-40 °C to +125 °C	SO20	plastic small outline package; 20 leads;	SOT163-1	
74HCT273D-Q100			body width 7.5 mm		
74HC273PW-Q100	-40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads;	SOT360-1	
74HCT273PW-Q100			body width 4.4 mm		
74HC273BQ-Q100	-40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced	SOT764-1	
74HCT273BQ-Q100			very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm		


# 4. Functional diagram



### Octal D-type flip-flop with reset; positive-edge trigger



# 5. Pinning information



### 5.1. Pinning

### 5.2. Pin description

#### Table 2. Pin description

Symbol	Pin	Description
MR	1	master reset input (active LOW)
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	2, 5, 6, 9, 12, 15, 16, 19	flip-flop output
D0, D1, D2, D3, D4, D5, D6, D7	3, 4, 7, 8, 13, 14, 17, 18	data input
GND	10	ground (0 V)
СР	11	clock input (LOW-to-HIGH, edge-triggered)
V <sub>CC</sub>	20	supply voltage

# 6. Functional description

#### Table 3. Function table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

 $X = don't care; \uparrow = LOW-to-HIGH clock transition.$ 

Operating modes	Inputs	ts						
	MR	СР	Dn	Qn				
reset (clear)	L	Х	Х	L				
load "1"	Н	1	h	Н				
load "0"	Н	1	l	L				

### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
l <sub>o</sub>	output current	-0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		-	±25	mA
I <sub>CC</sub>	supply current			-	50	mA
I <sub>GND</sub>	ground current			-50	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT163-1 (SO20) package: P<sub>tot</sub> derates linearly with 12.3 mW/K above 109 °C.

For SOT360-1 (TSSOP20) package:  $\mathsf{P}_{tot}$  derates linearly with 10.0 mW/K above 100 °C.

For SOT764-1 (DHVQFN20) package:  $P_{tot}$  derates linearly with 12.9 mW/K above 111 °C.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC273-Q100			74HCT273-Q100			Unit
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

# 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	-
74HC27	3-Q100	,							-	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	supply current		-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

### Octal D-type flip-flop with reset; positive-edge trigger

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	1
74HCT2	73-Q100									
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 5.5 V	-	0.15	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	8.0	-	80	-	160	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 V$ ; other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 V$ to 5.5 V								
		MR input	-	100	360	-	450	-	490	μA
		CP input	-	175	630	-	787.5	-	857.5	μA
		Dn input	-	15	54	-	67.5	-	73.5	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

# **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit, see Fig. 10

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Мах	Min	Max	
74HC27	3-Q100					1	1	1	1	
t <sub>pd</sub>	propagation	CP to Qn; see Fig. 7 [1]								
	delay	V <sub>CC</sub> = 2.0 V	-	41	150	-	185	-	225	ns
		V <sub>CC</sub> = 4.5 V	-	15	30	-	37	-	45	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	13	26	-	31	-	38	ns
t <sub>PHL</sub>	HIGH to LOW	MR to Qn; see Fig. 8								
	propagation delay	V <sub>CC</sub> = 2.0 V	-	44	150	-	185	-	225	ns
	delay	V <sub>CC</sub> = 4.5 V	-	16	30	-	37	-	45	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	14	26	-	31	-	38	ns

#### Symbol Parameter Conditions 25 °C -40 °C to +85 °C -40 °C to +125 °C Unit Min Тур Max Min Max Min Max transition time Qn output; see Fig. 7 [2] tt V<sub>CC</sub> = 2.0 V 19 75 95 110 ns -\_ \_ $V_{CC} = 4.5 V$ 7 15 19 22 ns --\_ $V_{CC} = 6.0 V$ 6 13 15 19 --ns CP input HIGH or LOW; tw pulse width see Fig. 7 $V_{CC} = 2.0 V$ 80 14 100 120 \_ -\_ ns V<sub>CC</sub> = 4.5 V 5 20 24 16 ns --- $V_{CC} = 6.0 V$ 14 4 17 20 --ns MR input LOW; see Fig. 8 $V_{CC} = 2.0 V$ 60 17 75 90 --ns $V_{CC} = 4.5 V$ 12 6 15 18 ns --- $V_{CC} = 6.0 V$ 10 5 13 15 --ns recovery time MR to CP; see Fig. 8 t<sub>rec</sub> $V_{CC} = 2.0 V$ 50 -6 65 75 ns -\_ \_ $V_{CC} = 4.5 V$ -2 10 13 15 -ns - $V_{CC} = 6.0 V$ 9 -2 11 13 --ns Dn to CP; see <u>Fig. 9</u> set-up time t<sub>su</sub> $V_{CC}$ = 2.0 V 60 11 75 90 ns --V<sub>CC</sub> = 4.5 V 12 15 4 18 \_ ns -\_ $V_{CC} = 6.0 V$ 10 3 13 15 ns -hold time Dn to CP; see Fig. 9 t<sub>h</sub> $V_{CC}$ = 2.0 V 3 3 -6 3 -\_ \_ ns $V_{CC} = 4.5 V$ 3 -2 -3 -3 ns $V_{CC} = 6.0 V$ 3 -2 3 3 --ns CP input; see Fig. 7 f<sub>max</sub> maximum frequency $V_{CC} = 2.0 V$ 4 6 20.6 4.8 MHz \_ \_ \_ $V_{CC} = 4.5 V$ 30 103 -24 -20 -MHz V<sub>CC</sub> = 5.0 V; C<sub>L</sub> = 15 pF 66 MHz ----\_ -V<sub>CC</sub> = 6.0 V 122 35 -28 24 MHz -\_ C<sub>PD</sub> power per package; [3] 20 pF ----\_ dissipation $V_{I} = GND$ to $V_{CC}$ capacitance

#### Octal D-type flip-flop with reset; positive-edge trigger

### Octal D-type flip-flop with reset; positive-edge trigger


Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Мах	Min	Max	
74HCT2	73-Q100							1	_	1
t <sub>pd</sub>	propagation	CP to Qn; see Fig. 7 [1]								
	delay	V <sub>CC</sub> = 4.5 V	-	16	30	-	38	-	45	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
t <sub>PHL</sub>	HIGH to LOW	MR to Qn; see Fig. 8								
	propagation delay	V <sub>CC</sub> = 4.5 V	-	23	34	-	43	-	51	ns
	delay	V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	20	-	-	-	-	-	ns
tt	transition time	Qn output; see Fig. 7 [2]								
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
t <sub>W</sub>	pulse width	CP input; see <u>Fig. 7</u>								
		V <sub>CC</sub> = 4.5 V	16	9	-	20	-	24	-	ns
		MR input LOW; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	16	8	-	20	-	24	-	ns
t <sub>rec</sub>	recovery time	MR to CP; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	10	-2	-	13	-	15	-	ns
t <sub>su</sub>	set-up time	Dn to CP; see <u>Fig. 9</u>								
		V <sub>CC</sub> = 4.5 V	12	5	-	15	-	18	-	ns
t <sub>h</sub>	hold time	Dn to CP; see Fig. 9								
		V <sub>CC</sub> = 4.5 V	3	-4	-	3	-	3	-	ns
f <sub>max</sub>	maximum	CP input; see Fig. 7								
	frequency	V <sub>CC</sub> = 4.5 V	30	56	-	24	-	20	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	36	-	-	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per package; [3] $V_I = GND$ to $V_{CC} - 1.5 V$	-	23	-	-	-	-	-	pF

t<sub>pd</sub> is the same as t<sub>PHL</sub> and t<sub>PLH</sub>.
 t<sub>t</sub> is the same as t<sub>THL</sub> and t<sub>TLH</sub>.
 C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).
 P<sub>D</sub> = C<sub>PD</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>i</sub> + Σ (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) where: f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


$$\begin{split} \Sigma & (C_L \times V_{CC} \,^2 \times f_o) = \text{sum of outputs;} \\ C_L &= \text{output load capacitance in pF;} \end{split}$$

 $V_{CC}$  = supply voltage in V.



### 10.1. Waveforms and test circuit


Fig. 7. Propagation delay clock input (CP) to output (Qn), clock (CP) pulse width, output transition time and the maximum clock pulse frequency



8 Propagation delay master reset (MR) to output (On) pulse width master reset (MR) and

Fig. 8. Propagation delay master reset (MR) to output (Qn), pulse width master reset (MR) and recovery time master reset (MR) to clock (CP)

### Octal D-type flip-flop with reset; positive-edge trigger




Measurement points are given in <u>Table 8</u>.

The shaded areas indicate when the input is permitted to change for predictable output performance.  $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

#### Fig. 9. Data set-up and hold times data input (Dn)

#### Table 8. Measurement points


Туре	Input	nput			
	VI	V <sub>M</sub>	V <sub>M</sub>		
74HC273-Q100	V <sub>CC</sub>	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>		
74HCT273-Q100	3 V	1.3 V	1.3 V		



#### Table 9. Test data

Туре	Input		Load		S1 position
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>
74HC273-Q100	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT273-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

# 11. Package outline



#### Fig. 11. Package outline SOT163-1 (SO20)




Fig. 12. Package outline SOT360-1 (TSSOP20)




Fig. 13. Package outline SOT764-1 (DHVQFN20)

# 12. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 13. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT273_Q100 v.2	20200903	Product data sheet	-	74HC_HCT273_Q100 v.1	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li><u>Section 2</u> updated.</li> <li><u>Table 4</u>: Derating values for P<sub>tot</sub> total power dissipation have been updated.</li> <li>Package outline drawing of SOT764-1 (Fig. 13) updated.</li> </ul>				
74HC_HCT273_Q100 v.1	20130619	Product data sheet	-	-	

# 14. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

#### Octal D-type flip-flop with reset; positive-edge trigger

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Functional diagram	2
5. Pinning information	4
5.1. Pinning	4
5.2. Pin description	4
6. Functional description	5
7. Limiting values	5
8. Recommended operating conditions	5
9. Static characteristics	
10. Dynamic characteristics	7
10.1. Waveforms and test circuit	10
11. Package outline	
12. Abbreviations	
13. Revision history	16
14. Legal information	

© Nexperia B.V. 2020. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 3 September 2020

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below :

 NLV14027BDG
 NLX1G74MUTCG
 703557B
 5962-90606022A
 5962-9060602FA
 NLV14013BDR2G
 M38510/30104BDA

 M38510/07106BFA
 NTE4598B
 74LVC74APW-Q100J
 74LCX16374MTDX
 74LVT74D,118
 74VHCT9273FT(BJ)
 MM74HC374WM

 MM74HC74AMX
 74LVX74MTCX
 CD40174BF3A
 HMC723LC3CTR
 5962-8681501RA
 MM74HCT273WM
 SN74LVC74APW

 SN74LVC74AD
 SN74HC273DWR
 MC74HC11ADG
 M74HC175B1R
 M74HC174RM13TR
 74ALVTH16374ZQLR
 74ALVTH32374ZKER

 74VHC9273FT(BJ)
 74VHCV374FT(BJ)
 74VHCV574FT(BJ)
 SNJ54ALS574BJ
 SN74LVC74ADR
 SN74HC574PWR
 SN74HC374AN

 SN74AS574DWR
 SN74ALS175NSR
 SN74HC175D
 SN74AC74D
 74AHC1G79GV.125
 74AHC74D.112
 74HC112D.652
 74HC574D.652

 74HCT173D.652
 74HCT374D.652
 74AHC574D.118
 74HC107D.652
 74HC7273D.652
 HEF4013BT.653
 MC74HCT273ADTR2G