74LV00

Quad 2-input NAND gate

Rev. 5 — 10 September 2021

Product data sheet

1. General description

The 74LV00 is a quad 2-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess V_{CC} .

2. Features and benefits

- Wide supply voltage range from 1.0 to 5.5 V
- · CMOS low power dissipation
- · Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical output ground bounce < 0.8 V at V_{CC} = 3.3 V and T_{amb} = 25 °C
- Typical HIGH-level output voltage (V_{OH}) undershoot: > 2 V at V_{CC} = 3.3 V and T_{amb} = 25 °C
- Complies with JEDEC standards:
 - JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8C (2.7 V to 3.6 V)
 - JESD36 (4.5 V to 5.5 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information


Table 1. Ordering information

| Type number | Package | | | | | | | | | |
|-------------|-------------------|----------|--|----------|--|--|--|--|--|--|
| | Temperature range | Name | Description | Version | | | | | | |
| 74LV00D | -40 °C to +125 °C | SO14 | plastic small outline package; 14 leads; body width 3.9 mm | SOT108-1 | | | | | | |
| 74LV00PW | -40 °C to +125 °C | TSSOP14 | plastic thin shrink small outline package; 14 leads; body width 4.4 mm | SOT402-1 | | | | | | |
| 74LV00BQ | -40 °C to +125 °C | DHVQFN14 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm | SOT762-1 | | | | | | |




Quad 2-input NAND gate

4. Functional diagram



5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

| Tubio 2.1 in decomption | | | | | | | | | |
|-------------------------|--------------|----------------|--|--|--|--|--|--|--|
| Symbol | Pin | Description | | | | | | | |
| 1A, 2A, 3A, 4A | 1, 4, 9, 12 | data input | | | | | | | |
| 1B, 2B, 3B, 4B | 2, 5, 10, 13 | data input | | | | | | | |
| 1Y, 2Y, 3Y, 4Y | 3, 6, 8, 11 | data output | | | | | | | |
| GND | 7 | ground (0 V) | | | | | | | |
| V _{CC} | 14 | supply voltage | | | | | | | |

Product data sheet

Quad 2-input NAND gate

6. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care$

| Input | Output | |
|-------|--------|----|
| nA | nB | nY |
| L | X | Н |
| X | L | Н |
| Н | Н | L |

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|------------------|-------------------------|---|-----|------|------|------|
| V _{CC} | supply voltage | | | -0.5 | +7.0 | V |
| I _{IK} | input clamping current | $V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$ | [1] | - | ±20 | mA |
| I _{OK} | output clamping current | V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V | [1] | - | ±50 | mA |
| Io | output current | $V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$ | | - | ±25 | mA |
| I _{CC} | supply current | | | - | 50 | mA |
| I _{GND} | ground current | | | -50 | - | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T _{amb} = -40 °C to +125 °C | [2] | - | 500 | mW |

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|-------------------------------------|----------------------------------|-----|-----|-----------------|------|
| V _{CC} | supply voltage | [1] | 1.0 | 3.3 | 5.5 | V |
| VI | input voltage | | 0 | - | V _{CC} | V |
| Vo | output voltage | | 0 | - | V _{CC} | V |
| T _{amb} | ambient temperature | | -40 | +25 | +125 | °C |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 1.0 V to 2.0 V | - | - | 500 | ns/V |
| | | V _{CC} = 2.0 V to 2.7 V | - | - | 200 | ns/V |
| | | V _{CC} = 2.7 V to 3.6 V | - | - | 100 | ns/V |
| | | V _{CC} = 3.6 V to 5.5 V | - | - | 50 | ns/V |

^[1] The static characteristics are guaranteed from V_{CC} = 1.2 V to V_{CC} = 5.5 V, but LV devices are guaranteed to function down to V_{CC} = 1.0 V (with input levels GND or V_{CC}).

^[2] For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 °C. For SOT402-1 (TSSOP14) package: P_{tot} derates linearly with 7.3 mW/K above 81 °C. For SOT762-1 (DHVQFN14) package: P_{tot} derates linearly with 9.6 mW/K above 98 °C.

Quad 2-input NAND gate

9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | -40 | °C to +85 | 5 °C | -40 °C to | +125 °C | Unit |
|------------------|---------------------------|---|--------------------|-----------|--------------------|--------------------|--------------------|------|
| | | | Min | Typ[1] | Max | Min | Max | |
| V _{IH} | HIGH-level | V _{CC} = 1.2 V | 0.9 | - | - | 0.9 | - | V |
| | input voltage | V _{CC} = 2.0 V | 1.4 | - | - | 1.4 | - | V |
| | | V _{CC} = 2.7 V to 3.6 V | 2.0 | - | - | 2.0 | - | V |
| | | V _{CC} = 4.5 V to 5.5 V | 0.7V _{CC} | - | - | 0.7V _{CC} | - | V |
| V _{IL} | LOW-level | V _{CC} = 1.2 V | - | - | 0.3 | - | 0.3 | V |
| | input voltage | V _{CC} = 2.0 V | - | - | 0.6 | - | 0.6 | V |
| | | V _{CC} = 2.7 V to 3.6 V | - | - | 0.8 | - | 0.8 | V |
| | | V _{CC} = 4.5 V to 5.5 V | - | - | 0.3V _{CC} | - | 0.3V _{CC} | V |
| V _{OH} | HIGH-level | V _I = V _{IH} or V _{IL} | | | | | | |
| | output voltage | I _O = -100 μA; V _{CC} = 1.2 V | - | 1.2 | - | - | - | V |
| | | I _O = -100 μA; V _{CC} = 2.0 V | 1.8 | 2.0 | - | 1.8 | - | V |
| | | I _O = -100 μA; V _{CC} = 2.7 V | 2.5 | 2.7 | - | 2.5 | - | V |
| | | I _O = -100 μA; V _{CC} = 3.0 V | 2.8 | 3.0 | - | 2.8 | - | V |
| | | I _O = -100 μA; V _{CC} = 4.5 V | 4.3 | 4.5 | - | 4.3 | - | V |
| | | I _O = -6 mA; V _{CC} = 3.0 V | 2.4 | 2.82 | - | 2.2 | - | V |
| | | I _O = -12 mA; V _{CC} = 4.5 V | 3.6 | 4.2 | - | 3.5 | - | V |
| V _{OL} | LOW-level | V _I = V _{IH} or V _{IL} | | | | | | |
| | output voltage | I _O = 100 μA; V _{CC} = 1.2 V | - | 0 | - | - | - | V |
| | | I _O = 100 μA; V _{CC} = 2.0 V | - | 0 | 0.2 | - | 0.2 | V |
| | | I _O = 100 μA; V _{CC} = 2.7 V | - | 0 | 0.2 | - | 0.2 | V |
| | | I _O = 100 μA; V _{CC} = 3.0 V | - | 0 | 0.2 | - | 0.2 | V |
| | | I _O = 100 μA; V _{CC} = 4.5 V | - | 0 | 0.2 | - | 0.2 | V |
| | | I _O = 6 mA; V _{CC} = 3.0 V | - | 0.25 | 0.40 | - | 0.50 | V |
| | | I _O = 12 mA; V _{CC} = 4.5 V | - | 0.35 | 0.55 | - | 0.65 | V |
| I _I | input leakage current | $V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$ | - | - | 1.0 | - | 1.0 | μΑ |
| I _{CC} | supply current | V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V | - | - | 20.0 | - | 40 | μΑ |
| ΔI _{CC} | additional supply current | per input; V _I = V _{CC} - 0.6 V; V _{CC} = 2.7 V to 3.6 V | - | - | 500 | - | 850 | μA |
| Cı | input capacitance | | - | 3.5 | - | - | - | pF |

^[1] Typical values are measured at T_{amb} = 25 °C.

Quad 2-input NAND gate

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; For test circuit see Fig. 7.

| Symbol | Parameter | Conditions | | -40 | °C to +85 | °C | -40 °C to | +125 °C | Unit |
|-----------------|-------------------------------|---|-----|--------|-----------|-----|-----------|---------|------|
| | | | Min | Typ[1] | Max | Min | Max | | |
| t _{pd} | propagation delay | nA, nB to nY; see Fig. 6 | [2] | | | | | | |
| | | V _{CC} = 1.2 V | | - | 45 | - | - | - | ns |
| | | V _{CC} = 2.0 V | | - | 15 | 26 | - | 31 | ns |
| | | V _{CC} = 2.7 V | | - | 11 | 18 | - | 23 | ns |
| | | V _{CC} = 3.0 V to 3.6 V; C _L = 15 pF | [3] | - | 7 | - | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | [3] | - | 9.0 | 15 | - | 18 | ns |
| | | V _{CC} = 4.5 V to 5.5 V | [3] | - | 6.5 | 11 | - | 14 | ns |
| C _{PD} | power dissipation capacitance | C_L = 50 pF; f_i = 1 MHz; V_I = GND to V_{CC} | [4] | - | 22 | - | - | - | pF |

- All typical values are measured at T_{amb} = 25 °C.
- t_{pd} is the same as t_{PLH} and t_{PHL} . Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V). [3]
- C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz, f_o = output frequency in MHz


C_L = output load capacitance in pF

V_{CC} = supply voltage in V

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs.

10.1. Waveform and test circuit




V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

The input (nA, nB) to output (nY) propagation delays

Table 8. Measurement points

| Supply voltage | Input | Output |
|-----------------|--------------------|--------------------|
| V _{CC} | V _M | V _M |
| < 2.7 V | 0.5V _{CC} | 0.5V _{CC} |
| 2.7 V to 3.6 V | 1.5 V | 1.5 V |
| ≥ 4.5 V | 0.5V _{CC} | 0.5V _{CC} |

Quad 2-input NAND gate



Test data is given in Table 9.

Definitions test circuit:

 R_{T} = Termination resistance should be equal to output impedance Z_{o} of the pulse generator.

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

Fig. 7. Test circuit for measuring switching times

Table 9. Test data


| Supply voltage | Input | | | | | | |
|-----------------|-----------------|------------|--|--|--|--|--|
| V _{CC} | V _I | t_r, t_f | | | | | |
| < 2.7 V | V _{CC} | ≤ 2.5 ns | | | | | |
| 2.7 V to 3.6 V | 2.7 V | ≤ 2.5 ns | | | | | |
| ≥ 4.5 V | V _{CC} | ≤ 2.5 ns | | | | | |

Quad 2-input NAND gate

11. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



| UNIT | A max. | A ₁ | A ₂ | A ₃ | bp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | Q | v | w | у | Z ⁽¹⁾ | θ |
|--------|-----------|----------------|----------------|----------------|--------------|------------------|------------------|------------------|------|----------------|-------|----------------|----------------|------|------|-------|------------------|----|
| mm | 1.75 | 0.25 0.10 | 1.45 1.25 | 0.25 | 0.49 0.36 | 0.25 0.19 | 8.75 8.55 | 4.0 3.8 | 1.27 | 6.2 5.8 | 1.05 | 1.0 0.4 | 0.7 0.6 | 0.25 | 0.25 | 0.1 | 0.7 0.3 | 8° |
| inches | 0.069 | 0.010 0.004 | 0.057 0.049 | 0.01 | | 0.0100 0.0075 | 0.35 0.34 | 0.16 0.15 | 0.05 | 0.244 0.228 | 0.041 | 0.039 0.016 | 0.028 0.024 | 0.01 | 0.01 | 0.004 | 0.028 0.012 | 0° |

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


| | OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | | |
|---------|----------|--------|--------|----------|------------|------------|---------------------------------|--|
| VERSION | | IEC | JEDEC | JEITA | | PROJECTION | 1330E DATE | |
| | SOT108-1 | 076E06 | MS-012 | | | | 99-12-27 03-02-19 | |

Fig. 8. Package outline SOT108-1 (SO14)

Quad 2-input NAND gate

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | | |
|----------|-----|-----------------|----------|------------|------------|---------------------------------|--|
| VERSION | IEC | IEC JEDEC JEITA | | | PROJECTION | ISSUE DATE | |
| SOT402-1 | | MO-153 | | | | 99-12-27 03-02-18 | |

Fig. 9. Package outline SOT402-1 (TSSOP14)

Quad 2-input NAND gate




Fig. 10. Package outline SOT762-1 (DHVQFN14)

Quad 2-input NAND gate

12. Abbreviations

Table 10. Abbreviations

| Acronym | Description |
|---------|---|
| CMOS | Complementary Metal Oxide Semiconductor |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| НВМ | Human Body Model |
| MM | Machine Model |
| TTL | Transistor-Transistor Logic |

13. Revision history

Table 11. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes | |
|----------------|--|-----------------------|---------------|------------|--|
| 74LV00 v.5 | 20210910 | Product data sheet | - | 74LV00 v.4 | |
| Modifications: | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type number 74LV00DB (SOT337-1/SSOP14) removed. Section 1 and Section 2 updated. Section 7: Derating values for Ptot total power dissipation have been updated. | | | | |
| 74LV00 v.4 | 20151209 | Product data sheet | - | 74LV00 v.3 | |
| Modifications: | Type number 74LV00N (SOT27-1) removed. | | | | |
| 74LV00 v.3 | 20071220 | Product data sheet | - | 74LV00 v.2 | |
| Modifications: | The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Section 3: DHVQFN14 package added. Section 7: derating values added for DHVQFN14 package. Section 11: outline drawing added for DHVQFN14 package. | | | | |
| 74LV00 v.2 | 19980420 | Product specification | - | 74LV00 v.1 | |
| 74LV00 v.1 | 19970203 | Product specification | - | - | |

Quad 2-input NAND gate

14. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Quad 2-input NAND gate

Contents

| 1. General description | 1 |
|-------------------------------------|----|
| 2. Features and benefits | 1 |
| 3. Ordering information | 1 |
| 4. Functional diagram | 2 |
| 5. Pinning information | 2 |
| 5.1. Pinning | 2 |
| 5.2. Pin description | 2 |
| 6. Functional description | 3 |
| 7. Limiting values | 3 |
| 8. Recommended operating conditions | 3 |
| 9. Static characteristics | 4 |
| 10. Dynamic characteristics | 5 |
| 10.1. Waveform and test circuit | 5 |
| 11. Package outline | 7 |
| 12. Abbreviations | 10 |
| 13. Revision history | 10 |
| 14. Legal information | |
| | |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 10 September 2021

[©] Nexperia B.V. 2021. All rights reserved

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below:

 74HC85N
 NLUIG32AMUTCG
 NLVHC1G08DFT1G
 CD4068BE
 NL17SG32P5T5G
 NL17SG86DFT2G
 NLV14001UBDR2G

 NLX1G11AMUTCG
 NLX1G97MUTCG
 74LS38
 74LVC32ADTR2G
 MC74HCT20ADTR2G
 NLV17SZ00DFT2G
 NLV17SZ02DFT2G

 NLV74HC02ADR2G
 74HC32S14-13
 74LS133
 M38510/30402BDA
 74LVC1G86Z-7
 74LVC2G08RA3-7
 NLV74HC08ADTR2G

 NLV74HC14ADR2G
 NLV74HC20ADR2G
 NLX2G86MUTCG
 5962-8973601DA
 74LVC2G02HD4-7
 NLU1G00AMUTCG

 74LVC2G32RA3-7
 74LVC2G00HD4-7
 NL17SG02P5T5G
 74LVC2G00HK3-7
 74LVC2G86HK3-7
 NLX1G99DMUTWG

 NLV7HC1G00DFT2G
 NLV7SZ57DFT2G
 NLV74VHC04DTR2G
 NLV27WZ86USG
 NLV27WZ00USG

 NLU1G86CMUTCG
 NLU1G08CMUTCG
 NL17SZ32P5T5G
 NL17SZ00P5T5G
 NL17SH02P5T5G
 74AUP2G00RA3-7

 NLV74HC02ADTR2G
 NLX1G332CMUTCG
 NL17SG86P5T5G
 NL17SZ05P5T5G
 NLV74VHC00DTR2G