74LV164-Q100

8-bit serial-in/parallel-out shift register

Rev. 3 — 23 September 2020

Product data sheet

1. General description

The 74LV164-Q100 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (DSA or DSB) and either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock input (CP) and enters into Q0, which is the logical AND-function of the two data inputs (DSA and DSB) that existed one set-up time prior to the rising clock edge.

A LOW on the master reset input (MR) overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low-voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical V_{OLP} (output ground bounce): < 0.8 V at V_{CC} = 3.3 V and T_{amb} = 25 °C
- Typical V_{OHV} (output V_{OH} undershoot): > 2 V at V_{CC} = 3.3 V and T_{amb} = 25 °C
- Gated serial data inputs
- · Asynchronous master reset
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints


3. Ordering information


Table 1. Ordering information

| Type number | Package | | | | | | | | | |
|----------------|-------------------|----------|--|----------|--|--|--|--|--|--|
| | Temperature range | Name | Description | Version | | | | | | |
| 74LV164D-Q100 | -40 °C to +125 °C | SO14 | plastic small outline package; 14 leads; body width 3.9 mm | SOT108-1 | | | | | | |
| 74LV164PW-Q100 | -40 °C to +125 °C | TSSOP14 | plastic thin shrink small outline package; 14 leads; body width 4.4 mm | SOT402-1 | | | | | | |
| 74LV164BQ-Q100 | -40 °C to +125 °C | DHVQFN14 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm | SOT762-1 | | | | | | |




4. Functional diagram





5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|-----------------|-----|--|
| DSA | 1 | data input SA |
| DSB | 2 | data input SB |
| Q0 | 3 | output 0 |
| Q1 | 4 | output 1 |
| Q2 | 5 | output 2 |
| Q3 | 6 | output 3 |
| GND | 7 | ground (0 V) |
| СР | 8 | clock input (edge triggered LOW-to-HIGH) |
| MR | 9 | master reset input (active LOW) |
| Q4 | 10 | output 4 |
| Q5 | 11 | output 5 |
| Q6 | 12 | output 6 |
| Q7 | 13 | output 7 |
| V _{CC} | 14 | supply voltage |

6. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ h = HIGH \ voltage \ level \ one \ set-up \ time \ prior \ to \ the \ LOW-to-HIGH \ CP \ transition;$

 $L = LOW \ voltage \ level; \ l = LOW \ voltage \ level \ one \ set-up \ time \ prior \ to \ the \ LOW-to-HIGH \ CP \ transition;$

q = lower case letter indicates the state of referenced input one set-up time prior to the LOW-to-HIGH CP transition;

 \uparrow = LOW-to-HIGH clock transition.

| Operating mode | Input | | | | Output | | |
|----------------|-------|----|-----|-----|--------|----------|--|
| | MR | СР | DSA | DSB | Q0 | Q1 to Q7 | |
| Reset (clear) | L | X | X | X | L | L to L | |
| Shift | Н | 1 | I | I | L | q0 to q6 | |
| | Н | 1 | I | h | L | q0 to q6 | |
| | Н | 1 | h | I | L | q0 to q6 | |
| | Н | 1 | h | h | Н | q0 to q6 | |

8-bit serial-in/parallel-out shift register

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|------------------|-------------------------|---|-----|------|------|------|
| V_{CC} | supply voltage | | | -0.5 | +7.0 | V |
| I _{IK} | input clamping current | $V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$ | [1] | - | ±20 | mA |
| I _{OK} | output clamping current | V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V | [1] | - | ±50 | mA |
| Io | output current | $V_O = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$ | | - | ±25 | mA |
| I _{CC} | supply current | | | - | 50 | mA |
| I _{GND} | ground current | | | -50 | - | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T _{amb} = -40 °C to +125 °C | [2] | - | 500 | mW |

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|-------------------------------------|----------------------------------|-----|-----|-----------------|------|
| V _{CC} | supply voltage | [1] | 1.0 | 3.3 | 5.5 | V |
| VI | input voltage | | 0 | - | V _{CC} | V |
| Vo | output voltage | | 0 | - | V _{CC} | V |
| T _{amb} | ambient temperature | | -40 | +25 | +125 | °C |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 1.0 V to 2.0 V | - | - | 500 | ns/V |
| | | V _{CC} = 2.0 V to 2.7 V | - | - | 200 | ns/V |
| | | V _{CC} = 2.7 V to 3.6 V | - | - | 100 | ns/V |
| | | V _{CC} = 3.6 V to 5.5 V | - | - | 50 | ns/V |

^[1] The static characteristics are guaranteed from V_{CC} = 1.2 V to V_{CC} = 5.5 V, but LV devices are guaranteed to function down to V_{CC} = 1.0 V (with input levels GND or V_{CC}).

Product data sheet

^[2] For SOT108-1 (SO14) package: Ptot derates linearly with 10.1 mW/K above 100 °C.

For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.

For SOT762-1 (DHVQFN14) package: Ptot derates linearly with 9.6 mW/K above 98 °C.

8-bit serial-in/parallel-out shift register

9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | -40 | °C to +8 | 85 °C | -40 °C to | +125 °C | Unit |
|------------------|---------------------------|--|--------------------|----------|--------------------|--------------------|--------------------|------|
| | | | Min | Typ[1] | Max | Min | Max | |
| V _{IH} | HIGH-level input voltage | V _{CC} = 1.2 V | 0.9 | - | - | 0.9 | - | V |
| | | V _{CC} = 2.0 V | 1.4 | - | - | 1.4 | - | V |
| | | V _{CC} = 2.7 V to 3.6 V | 2.0 | - | - | 2.0 | - | V |
| | | V _{CC} = 4.5 V to 5.5 V | 0.7V _{CC} | - | - | 0.7V _{CC} | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 1.2 V | - | - | 0.3 | - | 0.3 | V |
| | | V _{CC} = 2.0 V | - | - | 0.6 | - | 0.6 | V |
| | | V _{CC} = 2.7 V to 3.6 V | - | - | 0.8 | - | 0.8 | V |
| | | V _{CC} = 4.5 V to 5.5 V | - | - | 0.3V _{CC} | - | 0.3V _{CC} | V |
| V _{OH} | HIGH-level output voltage | $V_I = V_{IH}$ or V_{IL} | | | | | | |
| | | I _O = -100 μA; V _{CC} = 1.2 V | - | 1.2 | - | - | - | V |
| | | I _O = -100 μA; V _{CC} = 2.0 V | 1.8 | 2.0 | - | 1.8 | - | V |
| | | I _O = -100 μA; V _{CC} = 2.7 V | 2.5 | 2.7 | - | 2.5 | - | V |
| | | I _O = -100 μA; V _{CC} = 3.0 V | 2.8 | 3.0 | - | 2.8 | - | V |
| | | I _O = -100 μA; V _{CC} = 4.5 V | 4.3 | 4.5 | - | 4.3 | - | V |
| | | I_{O} = -6 mA; V_{CC} = 3.0 V | 2.4 | 2.82 | - | 2.2 | - | V |
| | | $I_O = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$ | 3.6 | 4.2 | - | 3.5 | - | V |
| V _{OL} | LOW-level output voltage | $V_I = V_{IH}$ or V_{IL} | | | | | | |
| | | I _O = 100 μA; V _{CC} = 1.2 V | - | 0 | - | - | - | V |
| | | I _O = 100 μA; V _{CC} = 2.0 V | - | 0 | 0.2 | - | 0.2 | V |
| | | $I_O = 100 \mu A; V_{CC} = 2.7 V$ | - | 0 | 0.2 | - | 0.2 | V |
| | | I _O = 100 μA; V _{CC} = 3.0 V | - | 0 | 0.2 | - | 0.2 | V |
| | | I _O = 100 μA; V _{CC} = 4.5 V | - | 0 | 0.2 | - | 0.2 | V |
| | | $I_O = 6 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | - | 0.25 | 0.40 | - | 0.50 | V |
| | | I_{O} = 12 mA; V_{CC} = 4.5 V | - | 0.35 | 0.55 | - | 0.65 | V |
| l _l | input leakage current | $V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$ | - | - | 1.0 | - | 1.0 | μΑ |
| I _{CC} | supply current | $V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$ | - | - | 20.0 | - | 160 | μA |
| ΔI _{CC} | additional supply current | per input; V _I = V _{CC} - 0.6 V; V _{CC} = 2.7 V to 3.6 V | - | - | 500 | - | 850 | μA |
| Cı | input capacitance | | - | 3.5 | - | - | - | pF |

^[1] Typical values are measured at T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; For test circuit see Fig. 9.

| Symbol | Parameter | Conditions | | -40 | °C to +85 | S°C | -40 °C t | o +125 °C | Unit |
|------------------|-------------------|---|-----|-----|-----------|-----|----------|-----------|------|
| | | | | Min | Typ[1] | Max | Min | Max | |
| t _{pd} | propagation delay | CP to Qn; see Fig. 6 | [2] | | | | | | |
| | | V _{CC} = 1.2 V | | - | 75 | - | - | - | ns |
| | | V _{CC} = 2.0 V | | - | 26 | 39 | - | 49 | ns |
| | | V _{CC} = 2.7 V | | - | 19 | 29 | - | 36 | ns |
| | | V _{CC} = 3.3 V; C _L = 15 pF | | - | 12 | - | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | [3] | - | 14 | 23 | - | 29 | ns |
| | | V _{CC} = 4.5 V to 5.5 V | [3] | - | 12 | 19 | - | 24 | ns |
| t _{PHL} | HIGH to LOW | MR to Qn; see Fig. 7 | | | | | | | |
| | propagation delay | V _{CC} = 1.2 V | | - | 75 | - | - | - | ns |
| | | V _{CC} = 2.0 V | | - | 26 | 39 | - | 49 | ns |
| | | V _{CC} = 2.7 V | | - | 19 | 29 | - | 36 | ns |
| | | V _{CC} = 3.3 V; C _L = 15 pF | | - | 12 | - | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | [3] | - | 14 | 23 | - | 29 | ns |
| | | V _{CC} = 4.5 V to 5.5 V | [3] | - | 12 | 19 | - | 24 | ns |
| t _W | pulse width | CP; see Fig. 6 | | | | | | | |
| | | V _{CC} = 2.0 V | | 34 | 9 | - | 41 | - | ns |
| | | V _{CC} = 2.7 V | | 25 | 6 | - | 30 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | [3] | 20 | 5 | - | 24 | - | ns |
| | | V _{CC} = 4.5 V to 5.5 V | [3] | 13 | 4 | - | 16 | - | ns |
| | | MR; Fig. 7 | | | | | | | |
| | | V _{CC} = 2.0 V | | 34 | 10 | - | 41 | - | ns |
| | | V _{CC} = 2.7 V | | 25 | 8 | - | 30 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | [3] | 20 | 6 | - | 24 | - | ns |
| | | V _{CC} = 4.5 V to 5.5 V | [3] | 13 | 5 | - | 16 | - | ns |
| t _{rec} | recovery time | MR to CP; see Fig. 7 | | | | | | | |
| | | V _{CC} = 1.2 V | | - | 30 | - | - | - | ns |
| | | V _{CC} = 2.0 V | | 19 | 10 | - | 24 | - | ns |
| | | V _{CC} = 2.7 V | | 14 | 8 | - | 18 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | [3] | 11 | 6 | - | 14 | - | ns |
| | | V _{CC} = 4.5 V to 5.5 V | [3] | 8 | 5 | - | 10 | - | ns |
| t _{su} | set-up time | Dn to CP; see Fig. 8 | | | | | | | |
| | | V _{CC} = 1.2 V | | - | 15 | - | - | - | ns |
| | | V _{CC} = 2.0 V | | 22 | 5 | - | 26 | - | ns |
| | | V _{CC} = 2.7 V | | 16 | 4 | - | 19 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | [3] | 13 | 3 | - | 15 | - | ns |
| | | V _{CC} = 4.5 V to 5.5 V | [3] | 9 | 2 | - | 10 | - | ns |

8-bit serial-in/parallel-out shift register

| Symbol | Parameter | Conditions | | -40 | °C to +85 | °C | -40 °C t | o +125 °C | Unit |
|------------------|-------------------------------|--|-----|-----|-----------|-----|----------|-----------|------|
| | | | | Min | Typ[1] | Max | Min | Max | |
| t _h | hold time | Dn to CP; see Fig. 8 | | | | | | | |
| | | V _{CC} = 1.2 V | | - | -10 | - | - | - | ns |
| | | V _{CC} = 2.0 V | | 5 | -3 | - | 5 | - | ns |
| | | V _{CC} = 2.7 V | | 5 | -2 | - | 5 | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | [3] | 5 | -2 | - | 5 | - | ns |
| | | V _{CC} = 4.5 V to 5.5 V | [3] | 5 | -1 | - | 5 | - | ns |
| f _{max} | maximum | see Fig. 6 | | | | | | | |
| | frequency | V _{CC} = 2.0 V | | 14 | 40 | - | 12 | - | MHz |
| | | V _{CC} = 2.7 V | | 19 | 58 | - | 16 | - | MHz |
| | | V _{CC} = 3.3 V; C _L = 15 pF | | - | 78 | - | - | - | MHz |
| | | V _{CC} = 3.0 V to 3.6 V | [3] | 24 | 70 | - | 20 | - | MHz |
| | | V _{CC} = 4.5 V to 5.5 V | [3] | 36 | 100 | - | 30 | - | MHz |
| C _{PD} | power dissipation capacitance | $V_{CC} = 3.3 \text{ V}; C_L = 50 \text{ pF};$ $f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$ | [4] | - | 40 | - | - | - | pF |

- [1] All typical values are measured at T_{amb} = 25 °C.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz, f_o = output frequency in MHz


C_L = output load capacitance in pF

 V_{CC} = supply voltage in V


N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

10.1. Waveforms and test circuit




8-bit serial-in/parallel-out shift register



Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 7. Pulse width master reset (MR), propagation delay master reset (MR) to output (Qn) and the master reset (MR) to clock (CP) recovery time



Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 8. Data set-up and hold times inputs (Dn) to clock (CP)

Table 8. Measurement points

| Supply voltage | Input | Output |
|-----------------|-----------------------|-----------------------|
| V _{CC} | V _M | V _M |
| 1.2 V | 0.5 x V _{CC} | 0.5 x V _{CC} |
| 2.0 V | 0.5 x V _{CC} | 0.5 x V _{CC} |
| 2.7 V | 1.5 V | 1.5 V |
| 3.0 V to 3.6 V | 1.5 V | 1.5 V |
| 4.5 V to 5.5 V | 0.5 x V _{CC} | 0.5 x V _{CC} |

8-bit serial-in/parallel-out shift register



Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_{T} = Termination resistance should be equal to output impedance Z_{o} of the pulse generator.

Fig. 9. Test circuit for measuring switching times


Table 9. Test data

| Supply voltage | Input | | Load | Test | |
|-----------------|-----------------|---------------------------------|--------------|----------------|-------------------------------------|
| V _{CC} | V _I | t _r , t _f | CL | R _L | |
| 1.2 V | V _{CC} | ≤ 2.5 ns | 50 pF | 1 kΩ | t _{PHL} , t _{PLH} |
| 2.0 V | V _{CC} | ≤ 2.5 ns | 50 pF | 1 kΩ | t _{PHL} , t _{PLH} |
| 2.7 V | 2.7 V | ≤ 2.5 ns | 50 pF | 1 kΩ | t _{PHL} , t _{PLH} |
| 3.0 V to 3.6 V | 2.7 V | ≤ 2.5 ns | 50 pF, 15 pF | 1 kΩ | t _{PHL} , t _{PLH} |
| 4.5 V to 5.5 V | V _{CC} | ≤ 2.5 ns | 50 pF | 1 kΩ | t _{PHL} , t _{PLH} |

11. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



| UNIT | A max. | A ₁ | A ₂ | Α3 | bp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | Q | v | w | у | Z ⁽¹⁾ | θ |
|--------|-----------|----------------|----------------|------|--------------|------------------|------------------|------------------|------|----------------|-------|----------------|----------------|------|------|-------|------------------|----|
| mm | 1.75 | 0.25 0.10 | 1.45 1.25 | 0.25 | 0.49 0.36 | 0.25 0.19 | 8.75 8.55 | 4.0 3.8 | 1.27 | 6.2 5.8 | 1.05 | 1.0 0.4 | 0.7 0.6 | 0.25 | 0.25 | 0.1 | 0.7 0.3 | 8° |
| inches | 0.069 | 0.010 0.004 | 0.057 0.049 | 0.01 | | 0.0100 0.0075 | 0.35 0.34 | 0.16 0.15 | 0.05 | 0.244 0.228 | 0.041 | 0.039 0.016 | 0.028 0.024 | 0.01 | 0.01 | 0.004 | 0.028 0.012 | 0° |

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


| OUTLINE | | EUROPEAN | ISSUE DATE | | |
|----------|--------|----------|------------|------------|---------------------------------|
| VERSION | IEC | JEDEC | JEITA | PROJECTION | ISSUE DATE |
| SOT108-1 | 076E06 | MS-012 | | | 99-12-27 03-02-19 |

Fig. 10. Package outline SOT108-1 (SO14)

8-bit serial-in/parallel-out shift register

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | REFERENCES | | | | EUROPEAN | ISSUE DATE |
|----------|------------|--------|-------|--|------------|---------------------------------|
| VERSION | IEC | JEDEC | JEITA | | PROJECTION | ISSUE DATE |
| SOT402-1 | | MO-153 | | | | 99-12-27 03-02-18 |

Fig. 11. Package outline SOT402-1 (TSSOP14)

8-bit serial-in/parallel-out shift register




Fig. 12. Package outline SOT762-1 (DHVQFN14)

8-bit serial-in/parallel-out shift register

12. Abbreviations

Table 10. Abbreviations

| Table 1417 tobleviations | | | | |
|--------------------------|---|--|--|--|
| Acronym | Description | | | |
| CMOS | Complementary Metal Oxide Semiconductor | | | |
| DUT | Device Under Test | | | |
| ESD | ElectroStatic Discharge | | | |
| НВМ | Human Body Model | | | |
| MIL | Military | | | |
| MM | Machine Model | | | |
| TTL | Transistor-Transistor Logic | | | |

13. Revision history

Table 11. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|------------------|--|--------------------|---------------|------------------|
| 74LV164_Q100 v.3 | 20200915 | Product data sheet | - | 74LV164_Q100 v.2 |
| Modifications: | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Section 2 updated. Table 4: Derating values for P_{tot} total power dissipation have been updated. Package outline drawing of SOT762-1 (Fig. 12) updated. | | | |
| 74LV164_Q100 v.2 | 20140918 | Product data sheet | - | 74LV164_Q100 v.1 |
| Modifications: | <u>Section 2</u> : ESD protection: MIL-STD-833 changed to MIL-STD883 | | | |
| 74LV164_Q100 v.1 | 20130626 | Product data sheet | - | - |

8-bit serial-in/parallel-out shift register

14. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Nexperia

8-bit serial-in/parallel-out shift register

Contents

| 1. | General description | . 1 |
|-----|----------------------------------|-----|
| 2. | Features and benefits | . 1 |
| 3. | Ordering information | .1 |
| 4. | Functional diagram | .2 |
| 5. | Pinning information | . 2 |
| 5.1 | . Pinning | . 2 |
| 5.2 | . Pin description | . 3 |
| 6. | Functional description | . 3 |
| 7. | Limiting values | . 4 |
| 8. | Recommended operating conditions | .4 |
| | Static characteristics | |
| 10. | Dynamic characteristics | . 6 |
| 10. | Waveforms and test circuit | . 7 |
| 11. | Package outline | 10 |
| 12. | Abbreviations | 13 |
| 13. | Revision history | 13 |
| 14. | Legal information | 14 |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 23 September 2020

[©] Nexperia B.V. 2020. All rights reserved

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below:

74HC165N 74HC195N CD4031BE CD4034BE NLV74HC165ADTR2G 5962-9172201M2A MC74HC597ADG MC100EP142MNG MC100EP016AMNG 5962-9172201MFA TC74HC165AP(F) NTE4517B MC74LV594ADR2G 74HCT4094D-Q100J 74HCT595D,118 TPIC6C595PWG4 74VHC164MTCX CD74HC195M96 NLV74HC165ADR2G NPIC6C596ADJ NPIC6C596D-Q100,11 74HC164T14-13 STPIC6D595MTR 74HC164D.652 74HCT164D.652 74HCT164D.653 74HC4094D.653 74VHC4020FT(BJ) 74HC194D,653 74HCT164DB.118 74LV164DB.112 74LVC594AD.112 74VHC164FT(BE) 74HCT594DB.112 74HCT597DB.112 74LV164D.112 74LV165D.112 74LV4094D.112 74LV4094PW.112 CD74HC165M 74AHC594S16-13 74AHCT595S16-13 74AHCT595S16-13 74AHC595S16-13 74AHC595S16-13 74HCT595S16-13 74HCT595S16-13 74HCT595S16-13