# 74LVC1G10

## Single 3-input NAND gate

Rev. 6 — 2 June 2021

**Product data sheet** 

### 1. General description

The 74LVC1G10 provides a low-power, low-voltage single 3-input NAND gate.

The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall time.

This device is fully specified for partial power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

### 2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- High noise immunity
- Complies with JEDEC standard:
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8-B/JESD36 (2.7 V to 3.6 V).
- ±24 mA output drive (V<sub>CC</sub> = 3.0 V)
- CMOS low power consumption
- · Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- · Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Single 3-input NAND gate

## 3. Ordering information

**Table 1. Ordering information** 

Type number	Package	Package						
	Temperature range	Name	Description	Version				
74LVC1G10GW	-40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363				
74LVC1G10GV	-40 °C to +125 °C	SC-74; TSOP6	plastic surface-mounted package; 6 leads	SOT457				
74LVC1G10GM	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm	SOT886				
74LVC1G10GN	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 0.9 × 1.0 × 0.35 mm	SOT1115				
74LVC1G10GS	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 1.0 × 1.0 × 0.35 mm	SOT1202				


## 4. Marking

Table 2. Marking

Type number	Marking code [1]
74LVC1G10GW	YM
74LVC1G10GV	YM
74LVC1G10GM	YM
74LVC1G10GN	YM
74LVC1G10GS	YM

<sup>[1]</sup> The pin 1 indicator is located on the lower left corner of the device, below the marking code.


## 5. Functional diagram



Single 3-input NAND gate

## 6. Pinning information

### 6.1. Pinning



### 6.2. Pin description

Table 3. Pin description

Symbol	Pin	Description
A	1	data input
GND	2	ground (0 V)
В	3	data input
Υ	4	data output
V <sub>CC</sub>	5	supply voltage
С	6	data input

## 7. Functional description

### **Table 4. Function table**

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care.$ 

Input	Output		
Α	В	С	Υ
Н	Н	Н	L
L	X	X	Н
X	L	X	Н
X	X	L	Н

Single 3-input NAND gate

## 8. Limiting values

#### **Table 5. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage	[1]	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
Vo	output voltage	Active mode [1]	-0.5	V <sub>CC</sub> + 0.5	V
		Power-down mode; V <sub>CC</sub> = 0 V [1]	-0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
I <sub>GND</sub>	ground current		-100	-	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$ [2]	-	250	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SOT457 (SC-74; TSOP6) package: Ptot derates linearly with 4.1 mW/K above 89 °C.

For SOT886 (XSON6) package:  $P_{tot}$  derates linearly with 3.3 mW/K above 74 °C.

For SOT1115 (XSON6) package: Ptot derates linearly with 3.2 mW/K above 71 °C.

For SOT1202 (XSON6) package: Ptot derates linearly with 3.3 mW/K above 74 °C.

## 9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	-	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	Active mode	0	-	V <sub>CC</sub>	V
		Power-down mode; V <sub>CC</sub> = 0 V	0	-	5.5	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	-	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 5.5 V	-	-	10	ns/V

<sup>[2]</sup> For SOT363 (SC-88) package: Ptot derates linearly with 3.7 mW/K above 83 °C.

Single 3-input NAND gate

## 10. Static characteristics

**Table 7. Static characteristics** 

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +85	°C	-40 °C to	+125 °C	Unit
			Min	Typ [1]	Max	Min	Max	1
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65V <sub>CC</sub>	-	-	0.65V <sub>CC</sub>	-	V
	input`voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7V <sub>CC</sub>	-	-	0.7V <sub>CC</sub>	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35V <sub>CC</sub>	-	0.35V <sub>CC</sub>	V
	voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.3V <sub>CC</sub>	-	0.3V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH-level output	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
	voltage	I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 1.65 V to 5.5 V	V <sub>CC</sub> - 0.1	-	-	V <sub>CC</sub> - 0.1	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	1.2	-	-	0.95	-	V
		$I_O = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	1.7	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	2.2	-	-	1.9	-	V
		I <sub>O</sub> = -24 mA; V <sub>CC</sub> = 3.0 V	2.3	-	-	2.0	-	V
		I <sub>O</sub> = -32 mA; V <sub>CC</sub> = 4.5 V	3.8	-	-	3.4	-	V
V <sub>OL</sub>	LOW-level output	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
	voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 5.5 V	-	-	0.10	-	0.10	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	-	0.70	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.30	-	0.45	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.40	-	0.60	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.55	-	0.80	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.55	-	0.80	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	±0.1	±1	-	±1	μΑ
l <sub>OFF</sub>	power-off leakage current	$V_{I}$ or $V_{O} = 5.5 \text{ V}$ ; $V_{CC} = 0 \text{ V}$	-	±0.1	±2	-	±2	μΑ
I <sub>CC</sub>	supply current	V <sub>I</sub> = 5.5 V or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 1.65 V to 5.5 V	-	0.1	4	-	4	μΑ
ΔI <sub>CC</sub>	additional supply current	V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 2.3 V to 5.5 V; per pin	-	5	500	-	500	μΑ
Cı	input capacitance	$V_{CC}$ = 3.3 V; $V_I$ = GND to $V_{CC}$	-	3	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

Single 3-input NAND gate

## 11. Dynamic characteristics

#### **Table 8. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 8.

Symbol Parameter Conditions		Conditions	-40	°C to +85	+85 °C -40 °C to +125 °C		Unit	
			Min	Typ [1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	A, B and C to Y; see Fig. 7 [2]						
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	4.7	18.0	1.5	21.5	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.0	3.0	6.5	1.0	7.8	ns
		V <sub>CC</sub> = 2.7 V	1.0	3.0	6.0	1.0	7.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	2.6	5.0	1.0	6.2	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	1.0	1.9	3.6	1.0	4.4	ns
C <sub>PD</sub>	power dissipation capacitance	$V_1 = GND \text{ to } V_{CC}; V_{CC} = 3.3 \text{ V}$ [3]	-	12	-	-	-	pF

- Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
- $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 

### 11.1. Waveforms and test circuit



Measurement points are given in Table 9.


V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

The input (A, B, C) to output (Y) propagation delays

**Table 9. Measurement points** 

Supply voltage	Input	Output
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>
1.65 V to 1.95 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
2.3 V to 2.7 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>

### Single 3-input NAND gate



Test data is given in Table 10.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $\ensuremath{C_L}$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.

 $V_{\text{EXT}}$  = External voltage for measuring switching times.

### Fig. 8. Test circuit for measuring switching times

#### Table 10. Test data

Supply voltage	Input	Input		Load	
V <sub>CC</sub>	VI	$t_r = t_f$	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	500 Ω	open

Single 3-input NAND gate

## 12. Package outline




Fig. 9. Package outline SOT363 (SC-88)




Fig. 10. Package outline SOT457 (SC-74; TSOP6)




Fig. 11. Package outline SOT886 (XSON6)




Fig. 12. Package outline SOT1115 (XSON6)




Fig. 13. Package outline SOT1202 (XSON6)

Single 3-input NAND gate

## 13. Abbreviations

#### **Table 11. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

#### **Table 12. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G10 v.6	20210602	Product data sheet	-	74LVC1G10 v.5
Modifications:	guidelines of Legal texts Type numb Section 8: I	Edgar texts have been adapted to the h		ne where appropriate. /ed. n updated.
74LVC1G10 v.5	20161128	Product data sheet	-	74LVC1G10 v.4
Modifications:	• <u>Table 7</u> : Th	e maximum limits for leaka	ge current and su	pply current have changed.
74LVC1G10 v.4	20140910	Product data sheet	-	74LVC1G10 v.3
Modifications:	Package or	utline drawing of SOT886 (	Fig. 11) modified.	
74LVC1G10 v.3	20111208	Product data sheet	-	74LVC1G10 v.2
74LVC1G10 v.2	20101021	Product data sheet	-	74LVC1G10 v.1
74LVC1G10 v.1	20071002	Product data sheet	-	-

#### Single 3-input NAND gate

### 15. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### Single 3-input NAND gate

## **Contents**

1.	General description	. 1
2.	Features and benefits	. 1
3.	Ordering information	. 2
4.	Marking	. 2
5.	Functional diagram	.2
6.	Pinning information	. 3
6.1	. Pinning	. 3
6.2	. Pin description	. 3
7.	Functional description	. 3
8.	Limiting values	4
9.	Recommended operating conditions	.4
10.	Static characteristics	.5
11.	Dynamic characteristics	.6
	Dynamic characteristics	
11.		6
11. <b>12</b> .	Waveforms and test circuit	6 . <b>8</b>
11. 12. 13. 14.	1. Waveforms and test circuit  Package outline  Abbreviations  Revision history	6 8 13
11. 12. 13. 14.	Waveforms and test circuit  Package outline  Abbreviations	6 8 13

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 2 June 2021

<sup>©</sup> Nexperia B.V. 2021. All rights reserved

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below:

 74HC85N
 NLUIG32AMUTCG
 NLVHC1G08DFT1G
 CD4068BE
 NL17SG32P5T5G
 NL17SG86DFT2G
 NLV14001UBDR2G

 NLX1G11AMUTCG
 NLX1G97MUTCG
 74LS38
 74LVC32ADTR2G
 MC74HCT20ADTR2G
 NLV17SZ00DFT2G
 NLV17SZ02DFT2G

 NLV74HC02ADR2G
 74HC32S14-13
 74LS133
 M38510/30402BDA
 74LVC1G86Z-7
 74LVC2G08RA3-7
 NLV74HC08ADTR2G

 NLV74HC14ADR2G
 NLV74HC20ADR2G
 NLX2G86MUTCG
 5962-8973601DA
 74LVC2G02HD4-7
 NLU1G00AMUTCG

 74LVC2G32RA3-7
 74LVC2G00HD4-7
 NL17SG02P5T5G
 74LVC2G00HK3-7
 74LVC2G86HK3-7
 NLX1G99DMUTWG

 NLV7HC1G00DFT2G
 NLV7SZ57DFT2G
 NLV74VHC04DTR2G
 NLV27WZ86USG
 NLV27WZ00USG

 NLU1G86CMUTCG
 NLU1G08CMUTCG
 NL17SZ32P5T5G
 NL17SZ00P5T5G
 NL17SH02P5T5G
 74AUP2G00RA3-7

 NLV74HC02ADTR2G
 NLX1G332CMUTCG
 NL17SG86P5T5G
 NL17SZ05P5T5G
 NLV74VHC00DTR2G