2-input NAND gate; open drain Rev. 4 — 12 January 2022

## 1. General description

The 74LVC1G38-Q100 is a single 2-input NAND gate with open-drain output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

## 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)

   Specified from -40 °C to +85 °C and -40 °C to +125 °C
- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant outputs for interfacing with 5 V logic
- High noise immunity
- ±24 mA output drive (V<sub>CC</sub> = 3.0 V)
- CMOS low power consumption
- Open drain outputs
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standard:
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8-B/JESD36 (2.7 V to 3.6 V).
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

## 3. Ordering information

### Table 1. Ordering information

Type number	Package	ackage				
	Temperature range	Name	Description	Version		
74LVC1G38GW-Q100	-40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1		
74LVC1G38GV-Q100	-40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753		

# ne<mark>x</mark>peria


### 2-input NAND gate; open drain

## 4. Marking

Table 2. Marking		
Type number	Marking code[1]	
74LVC1G38GW-Q100	ҮВ	
74LVC1G38GV-Q100	YB	


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

## 5. Functional diagram



## 6. Pinning information

## 6.1. Pinning



## 6.2. Pin description

### Table 3. Pin description

Symbol	Pin	Description
A	1	data input
В	2	data input
GND	3	ground (0 V)
Y	4	data output
V <sub>CC</sub>	5	supply voltage

74LVC1G38\_Q100

## 7. Functional description

### Table 4. Function table

H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF state.

Input		Output
Α	В	Y
L	L	Z
L	Н	Z
Н	L	Z
Н	Н	L

## 8. Limiting values

### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>1</sub> < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V		-	±50	mA
Vo	output voltage	Active mode	[1]	-0.5	+6.5	V
		Power-down mode; $V_{CC}$ = 0 V	[1]	-0.5	+6.5	V
I <sub>O</sub>	output current	$V_{O} = 0 V$ to $V_{CC}$		-	±50	mA
I <sub>CC</sub>	supply current			-	100	mA
I <sub>GND</sub>	ground current			-100	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb}$ = -40 °C to +125 °C	[2]	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT353-1 (TSSOP5) package: Ptot derates linearly with 3.3 mW/K above 74 °C.

For SOT753 (SC-74A) package: Ptot derates linearly with 3.8 mW/K above 85 °C.

## 9. Recommended operating conditions

### Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	-	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	Active mode	0	-	5.5	V
		Disable mode; $V_{CC}$ = 1.65 V to 5.5 V	0	-	5.5	V
		Power-down mode; V <sub>CC</sub> = 0 V	0	-	5.5	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	-	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 5.5 V	-	-	10	ns/V

## **10. Static characteristics**

### Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T <sub>amb</sub> = -	40 °C to +85 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>	-	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.3 × V <sub>CC</sub>	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0$ = 100 µA; $V_{CC}$ = 1.65 V to 5.5 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.3	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.4	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.55	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.55	V
l <sub>l</sub>	input leakage current	$V_{I}$ = 5.5 V or GND; $V_{CC}$ = 0 V to 5.5 V	-	±0.1	±1	μA
I <sub>OZ</sub>	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{O} = V_{CC} \text{ or } GND;$ $V_{CC} = 5.5 \text{ V}$	-	±0.1	±2	μA
I <sub>OFF</sub>	power-off leakage current	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	-	±0.1	±2	μA
I <sub>CC</sub>	supply current	$V_{I}$ = 5.5 V or GND; $V_{CC}$ = 1.65 V to 5.5 V; $I_{O}$ = 0 A	-	0.1	4	μA
ΔI <sub>CC</sub>	additional supply current	V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 2.3 V to 5.5 V; per pin	-	5	500	μA
CI	input capacitance		-	2.5	-	pF

### 2-input NAND gate; open drain

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T <sub>amb</sub> = -4	40 °C to +125 °C	-		1		
VIH	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>	-	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
	$I_0$ = 100 µA; $V_{CC}$ = 1.65 V to 5.5 V	-	-	0.1	V	
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.70	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.45	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.60	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.80	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.80	V
l <sub>l</sub>	input leakage current	$V_{I}$ = 5.5 V or GND; $V_{CC}$ = 0 V to 5.5 V	-	-	±1	μA
I <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL}; V_O = V_{CC} \text{ or } GND;$ $V_{CC} = 5.5 \text{ V}$	-	-	±2	μA
I <sub>OFF</sub>	power-off leakage current	$V_{1} \text{ or } V_{0} = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	-	-	±2	μA
I <sub>CC</sub>	supply current	$V_{I}$ = 5.5 V or GND; $V_{CC}$ = 1.65 V to 5.5 V; $I_{O}$ = 0 A	-	-	4	μA
ΔI <sub>CC</sub>	additional supply current	V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 2.3 V to 5.5 V; per pin	-	-	500	μA

[1] All typical values are measured at V\_{CC} = 3.3 V and T\_{amb} = 25 °C.

## 11. Dynamic characteristics

### **Table 8. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 6.

Symbol	Parameter	Conditions	-40	°C to +85	°C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Мах	Min	Мах	
t <sub>pd</sub>	propagation delay	A, B to Y; see <u>Fig. 5</u> [2]						
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.0	3.0	10.0	1.0	12.5	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.5	1.8	6.0	0.5	7.5	ns
		V <sub>CC</sub> = 2.7 V	0.5	2.5	5.0	0.5	6.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	2.3	4.5	0.5	5.7	ns
		$V_{CC}$ = 4.5 V to 5.5 V	0.5	1.5	3.9	0.5	4.9	ns
C <sub>PD</sub>	power dissipation capacitance	$V_{CC} = 3.3 V;$ [3] $V_I = GND \text{ to } V_{CC}$	-	6	-	-	-	pF

Typical values are measured at T<sub>amb</sub> = 25 °C and V<sub>CC</sub> = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively. [1]

[2]

 $t_{pd}$  is the same as  $t_{PZL}$  and  $t_{PLZ}$ . C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W). [3]

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o = output$  frequency in MHz;


 $C_L$  = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 

## 11.1. Waveforms and test circuit



Measurement points are given in Table 9.


Logic levels:  $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

#### The input (A, B) to output (Y) propagation delays Fig. 5.

### Table 9. Measurement points

Table et medeal emerer	, on the		
Supply voltage	Input	Output	
V <sub>cc</sub>	V <sub>M</sub>	V <sub>M</sub>	Vx
1.65 V to 1.95 V	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V
2.3 V to 2.7 V	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V
2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V
3.0 V to 3.6 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V
4.5 V to 5.5 V	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	V <sub>OL</sub> + 0.3 V

### 2-input NAND gate; open drain



Test data is given in Table 10.

Definitions for test circuit:

R<sub>L</sub> = Load resistance;

 $C_L$  = Load capacitance including jig and probe capacitance;

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator;

 $V_{EXT}$  = External voltage for measuring switching times.


### Fig. 6. Test circuit for measuring switching times

### Table 10. Test data

Supply voltage	Input		Load		V <sub>EXT</sub>
V <sub>cc</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PZL</sub> , t <sub>PLZ</sub>
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	1 kΩ	V <sub>CC</sub>
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	500 Ω	V <sub>CC</sub>
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	V <sub>CC</sub>
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	V <sub>CC</sub>
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	500 Ω	V <sub>CC</sub>

### 2-input NAND gate; open drain

## 12. Package outline



### Fig. 7. Package outline SOT353-1 (TSSOP5)

74LVC1G38\_Q100

### 2-input NAND gate; open drain



**SOT753** 




Fig. 8. Package outline SOT753 (SC-74A)

## 13. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MIL	Military
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

Table 12. Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC1G38_Q100 v.4	20220112	Product data sheet	-	74LVC1G38_Q100 v.3		
Modifications:	• <u>Fig. 7</u> : Pack	• Fig. 7: Package outline drawing SOT353-1 (TSSOP5) has changed.				
74LVC1G38_Q100 v.3	20210518	Product data sheet	-	74LVC1G38_Q100 v.2		
Modifications:		<ul> <li><u>Section 1</u> updated.</li> <li><u>Table 5</u>: Derating values for P<sub>tot</sub> total power dissipation updated.</li> </ul>				
74LVC1G38_Q100 v.2	20161209	Product data sheet	-	74LVC1G38_Q100 v.1		
Modifications:	• <u>Table 7</u> : The	• <u>Table 7</u> : The maximum limits for leakage current and supply current have changed.				
74LVC1G38_Q100 v.1	20131127	Product data sheet	-	-		

## 15. Legal information

### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

### 2-input NAND gate; open drain

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Marking	2
5. Functional diagram	2
6. Pinning information	2
6.1. Pinning	2
6.2. Pin description	2
7. Functional description	3
8. Limiting values	3
9. Recommended operating conditions	3
10. Static characteristics	4
11. Dynamic characteristics	6
11.1. Waveforms and test circuit	6
12. Package outline	8
13. Abbreviations	10
14. Revision history	10
15. Legal information	11

© Nexperia B.V. 2022. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 12 January 2022

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below :

74HC85N NLU1G32AMUTCG NLVHC1G08DFT1G CD4068BE NL17SG32P5T5G NL17SG86DFT2G NLV14001UBDR2G NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC32ADTR2G MC74HCT20ADTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G NLV74HC02ADR2G 74HC32S14-13 74LS133 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7 NLV74HC08ADTR2G NLV74HC14ADR2G NLV74HC20ADR2G NLX2G86MUTCG 5962-8973601DA 74LVC2G02HD4-7 NLU1G00AMUTCG 74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G00HK3-7 74LVC2G86HK3-7 NLX1G99DMUTWG NLV74HC1G00DFT2G NLVHC1G08DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ86USG NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7 NLV74HC02ADTR2G NLX1G332CMUTCG NL17SG86P5T5G NL17SZ05P5T5G NLV74VHC00DTR2G