# 74LVC2G240

# Dual inverting buffer/line driver; 3-state

Rev. 11 — 30 July 2019

**Product data sheet** 

# 1. General description

The 74LVC2G240 is a dual inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1<del>OE</del> and 2<del>OE</del>. A HIGH level at pins n<del>OE</del> causes the outputs to assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC2G240 as a translator in a mixed 3.3 V and 5 V environment.

It is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

### 2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant input/output for interfacing with 5 V logic
- · High noise immunity
- Complies with JEDEC standard:
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- ±24 mA output drive (V<sub>CC</sub> = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- · Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



### Dual inverting buffer/line driver; 3-state

# 3. Ordering information

**Table 1. Ordering information** 

Type number	Package	Package						
	Temperature range	Name	Description	Version				
74LVC2G240DP	-40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2				
74LVC2G240DC	-40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1				
74LVC2G240GT	-40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 1 × 1.95 × 0.5 mm	SOT833-1				
74LVC2G240GF	-40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body 1.35 × 1 × 0.5 mm	SOT1089				
74LVC2G240GN	-40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body 1.2 × 1.0 × 0.35 mm	SOT1116				
74LVC2G240GS	-40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body 1.35 × 1.0 × 0.35 mm	SOT1203				


# 4. Marking

Table 2. Marking codes

Table 2. Marking Codes					
Type number	Marking code [1]				
74LVC2G240DP	V240				
74LVC2G240DC	V40				
74LVC2G240GT	V40				
74LVC2G240GF	V2				
74LVC2G240GN	V2				
74LVC2G240GS	V2				

<sup>[1]</sup> The pin 1 indicator is located on the lower left corner of the device, below the marking code.


# 5. Functional diagram



Dual inverting buffer/line driver; 3-state

# 6. Pinning information

### 6.1. Pinning



### 6.2. Pin description

Table 3. Pin description

Symbol	Pin	Description
1OE	1	output enable input 1 <del>OE</del> (active LOW)
1A	2	data input
2Y	3	data output
GND	4	ground (0 V)
2A	5	data input
1Y	6	data output
2OE	7	output enable input 2 <del>OE</del> (active LOW)
V <sub>CC</sub>	8	supply voltage

# 7. Functional description

#### **Table 4. Function table**

H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

n <del>OE</del>	Output	
nOE	nA	nY
L	L	Н
L	Н	L
Н	X	Z

#### Dual inverting buffer/line driver; 3-state

# 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage	[1]	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
Vo	output voltage	Enable mode [1]	-0.5	V <sub>CC</sub> + 0.5	V
		Disable mode [1]	-0.5	+6.5	V
		Power-down mode; V <sub>CC</sub> = 0 V [1]	-0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
I <sub>GND</sub>	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$ [2]	-	250	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SOT765-1 (VSSOP8) packages: Ptot derates linearly with 4.9 mW/K above 99 °C.

For SOT833-1 (XSON8) packages: Ptot derates linearly with 3.1 mW/K above 68 °C.

For SOT1089 (XSON8) packages:  $P_{tot}$  derates linearly with 4.0 mW/K above 88 °C.

For SOT1116 (XSON8) packages:  $P_{tot}$  derates linearly with 4.2 mW/K above 90 °C.

For SOT1203 (XSON8) packages: Ptot derates linearly with 3.6 mW/K above 81 °C.

# 9. Recommended operating conditions

**Table 6. Operating conditions** 

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	5.5	V
VI	input voltage		0	5.5	V
Vo	output voltage	V <sub>CC</sub> = 1.65 V to 5.5 V; Enable mode	0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V to 5.5 V; Disable mode	0	5.5	V
		V <sub>CC</sub> = 0 V; Power-down mode	0	5.5	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 5.5 V	-	10	ns/V

<sup>[2]</sup> For SOT505-2 (TSSOP8) packages: Ptot derates linearly with 4.6 mW/K above 96 °C.

### Dual inverting buffer/line driver; 3-state

# 10. Static characteristics

**Table 7. Static characteristics** 

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol Para	Parameter	Conditions	T <sub>amb</sub> = -40 °C to +85 °C			T <sub>amb</sub> = -40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level input	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65V <sub>CC</sub>	-	-	0.65V <sub>CC</sub>	-	V
	voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
	V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7V <sub>CC</sub>	-	-	0.7V <sub>CC</sub>	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35V <sub>CC</sub>	-	0.35V <sub>CC</sub>	V
	voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.3V <sub>CC</sub>	-	0.3V <sub>CC</sub>	V
V <sub>OL</sub>	LOW-level output	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 5.5 V	-	-	0.1	-	0.1	V	
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	-	0.70	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.3	-	0.45	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.4	-	0.60	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.55	-	0.80	V
	I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.55	-	0.80	V	
V <sub>OH</sub>	HIGH-level output	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				-	-	
	voltage	I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 1.65 V to 5.5 V	V <sub>CC</sub> - 0.1	-	-	V <sub>CC</sub> - 0.1	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	1.2	-	-	0.95	-	V
		I <sub>O</sub> = -8 mA; V <sub>CC</sub> = 2.3 V	1.9	-	-	1.7	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	2.2	-	-	1.9	-	V
		I <sub>O</sub> = -24 mA; V <sub>CC</sub> = 3.0 V	2.3	-	-	2.0	-	V
		I <sub>O</sub> = -32 mA; V <sub>CC</sub> = 4.5 V	3.8	-	-	3.4	-	V
l <sub>l</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	±0.1	±1	-	±1	μΑ
I <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = 5.5$ V or GND; $V_{CC} = 3.6$ V	-	±0.1	±2	-	±2	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_1 \text{ or } V_0 = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	-	±0.1	±2	-	±2	μΑ
I <sub>CC</sub>	supply current	V <sub>I</sub> = 5.5 V or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 1.65 V to 5.5 V	-	0.1	4	-	4	μΑ
ΔI <sub>CC</sub>	additional supply current	per pin; $V_I = V_{CC} - 0.6 \text{ V}$ ; $I_O = 0 \text{ A}$ ; $V_{CC} = 2.3 \text{ V}$ to 5.5 V	-	5	500	-	500	μΑ
Cı	input capacitance		-	2	-	-	-	pF

<sup>[1]</sup> Typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25  $^{\circ}C.$ 

Dual inverting buffer/line driver; 3-state

# 11. Dynamic characteristics

#### **Table 8. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 7.

Symbol	Parameter	Conditions	$T_{amb}$ = -40 °C to +85 °C			T <sub>amb</sub> = -40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	nA to nY; see Fig. 5 [2]						
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.0	4.1	9.5	1.0	11.9	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.5	2.6	5.2	0.5	6.5	ns
		V <sub>CC</sub> = 2.7 V	1.0	3.0	5.5	1.0	6.9	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	2.5	4.6	0.5	5.8	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.5	2.0	4.0	0.5	5.0	ns
t <sub>en</sub>	enable time	nOE to nY; see Fig. 6 [3]						
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	4.5	10.3	1.5	12.9	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.0	2.9	5.6	1.0	7.0	ns
		V <sub>CC</sub> = 2.7 V	1.5	3.4	5.6	1.5	7.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	2.5	4.7	0.5	5.9	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.5	2.0	3.8	0.5	4.8	ns
t <sub>dis</sub>	disable time	nOE to nY; see Fig. 6 [4]						
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.0	3.5	11.6	1.0	14.1	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.5	1.9	5.8	0.5	7.6	ns
		V <sub>CC</sub> = 2.7 V	1.0	2.8	4.5	1.0	5.8	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	2.7	4.4	1.0	5.7	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.5	1.9	3.4	0.5	4.6	ns
C <sub>PD</sub>	power dissipation	per buffer; V <sub>I</sub> = GND to V <sub>CC</sub> [5]						
	capacitance	output enabled	-	18	-	-	-	pF
		output disabled	-	5	-	-	-	pF

<sup>[1]</sup> Typical values are measured at nominal  $V_{CC}$  and at  $T_{amb}$  = 25 °C.

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz;

fo = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of outputs.


t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>

t<sub>en</sub> is the same as t<sub>PZH</sub> and t<sub>PZL</sub>

t<sub>dis</sub> is the same as t<sub>PLZ</sub> and t<sub>PHZ</sub>
 C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).

### Dual inverting buffer/line driver; 3-state


### 11.1. Waveforms and test circuit



Measurement points are given in Table 9.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig. 5. The data input (nA) to output (nY) propagation delays



Measurement points are given in Table 9.


Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig. 6. 3-state enable and disable times

**Table 9. Measurement points** 

Tubio of modern one points						
Supply voltage	Input	Output				
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>		
1.65 V to 1.95 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> - 0.15 V		
2.3 V to 2.7 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> - 0.15 V		
2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> - 0.3 V		
3.0 V to 3.6 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> - 0.3 V		
4.5 V to 5.5 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> - 0.3 V		

### Dual inverting buffer/line driver; 3-state



Test data is given in <u>Table 10</u>.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $\ensuremath{C_L}$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator.

 $V_{\text{EXT}}$  = External voltage for measuring switching times.

### Fig. 7. Test circuit for measuring switching times

#### Table 10. Test data

Supply voltage	Input	Load		V <sub>EXT</sub>	V <sub>EXT</sub>		
V <sub>CC</sub>	Vı	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
1.65 V to 1.95 V	$V_{CC}$	30 pF	1 kΩ	open	GND	2 × V <sub>CC</sub>	
2.3 V to 2.7 V	V <sub>CC</sub>	30 pF	500 Ω	open	GND	2 × V <sub>CC</sub>	
2.7 V	2.7 V	50 pF	500 Ω	open	GND	6 V	
3.0 V to 3.6 V	2.7 V	50 pF	500 Ω	open	GND	6 V	
4.5 V to 5.5 V	V <sub>CC</sub>	50 pF	500 Ω	open	GND	2 × V <sub>CC</sub>	

#### Dual inverting buffer/line driver; 3-state

# 12. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




Fig. 8. Package outline SOT505-2 (TSSOP8)




Fig. 9. Package outline SOT765-1 (VSSOP8)

# Dual inverting buffer/line driver; 3-state




Fig. 10. Package outline SOT833-1 (XSON8)

11 / 17




Fig. 11. Package outline SOT1089 (XSON8)




Fig. 12. Package outline SOT1116 (XSON8)




Fig. 13. Package outline SOT1203 (XSON8)

### Dual inverting buffer/line driver; 3-state

# 13. Abbreviations

#### **Table 11. Abbreviations**

Acronym	Description			
CMOS	omplementary Metal-Oxide Semiconductor			
DUT	evice Under Test			
ESD	ElectroStatic Discharge			
НВМ	Human Body Model			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

# 14. Revision history

#### **Table 12. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes					
74LVC2G240 v.11	20190730	Product data sheet	-	74LVC2G240 v.10					
Modifications:	• •	<ul> <li>Type number 74LVC2G240GM (SOT902-2/XQFN8) removed.</li> <li>Table 5: Derating values for P<sub>tot</sub> total power dissipation updated.</li> </ul>							
74LVC2G240 v.10	20181101	Product data sheet	-	74LVC2G240 v.9					
Modifications:	of Nexperia. • Legal texts I	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Type number 74LVC2G240GD (SOT996-2) removed.</li> </ul>							
74LVC2G240 v.9	20161215	Product data sheet	-	74LVC2G240 v.8					
Modifications:	• <u>Table 7</u> : The	maximum limits for leaka	ge current and sup	ply current have changed.					
74LVC2G240 v.8	20130408	Product data sheet	-	74LVC2G240 v.7					
Modifications:	For type nur	nber 74LVC2G240GD XS	ON8U has change	d to XSON8.					
74LVC2G240 v.7	20120622	Product data sheet	-	74LVC2G240 v.6					
Modifications:	For type nur	nber 74LVC2G240GM the	SOT code has cha	anged to SOT902-2.					
74LVC2G240 v.6	20111128	Product data sheet	-	74LVC2G240 v.5					
Modifications:	Legal pages	updated.							
74LVC2G240 v.5	20100915	Product data sheet	-	74LVC2G240 v.4					
74LVC2G240 v.4	20080229	Product data sheet	-	74LVC2G240 v.3					
74LVC2G240 v.3	20071005	Product data sheet	-	74LVC2G240 v.2					
74LVC2G240 v.2	20060728	Product data sheet	-	74LVC2G240 v.1					
74LVC2G240 v.1	20030311	Product specification	-	-					

# Dual inverting buffer/line driver; 3-state

# 15. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVC2G240

All information provided in this document is subject to legal disclaimers

© Nexperia B.V. 2019. All rights reserved

### Dual inverting buffer/line driver; 3-state

# **Contents**

1.	General description	1
2.	Features and benefits	. 1
3.	Ordering information	2
4.	Marking	. 2
5.	Functional diagram	2
6.	Pinning information	3
6.1	. Pinning	3
6.2	. Pin description	3
7.	Functional description	. 3
8.	Limiting values	. 4
9.	Recommended operating conditions	4
10.	Static characteristics	5
11.	Dynamic characteristics	6
11.	Waveforms and test circuit	. 7
12.	Package outline	. 9
13.	Abbreviations	15
14.	Revision history	15
15.	Legal information	16

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 30 July 2019

<sup>©</sup> Nexperia B.V. 2019. All rights reserved

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below:

Le87401NQC Le87402MQC 028192B 042140C 051117G 070519XB NL17SZ07P5T5G NLU1GT126AMUTCG 74AUP1G17FW5-7

74LVC2G17FW4-7 CD4502BE 5962-8982101PA 5962-9052201PA 74LVC1G125FW4-7 NL17SH17P5T5G NL17SH125P5T5G

NLV37WZ07USG RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC2G126RA3-7 NLX2G17CMUTCG

74LVCE1G125FZ4-7 Le87501NQC 74AUP1G126FW5-7 TC74HC4050AP(F) 74LVCE1G07FZ4-7 NLX3G16DMUTCG

NLX2G06AMUTCG NLVVHC1G50DFT2G NLU2G17AMUTCG LE87100NQC LE87290YQC LE87290YQCT LE87511NQC

LE87511NQCT LE87557NQC LE87557NQCT LE87614MQC LE87614MQCT 74AUP1G125FW5-7 NLU2G16CMUTCG

MC74LCX244MN2TWG