

N-channel TrenchMOS logic level FET Rev. 03 — 3 February 2011

Product data sheet

Product profile 1.

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

- AEC Q101 compliant
- Low conduction losses due to low on-state resistance
- Suitable for logic level gate drive sources
- Suitable for thermally demanding environments due to 185 °C rating

1.3 Applications

- 12 V and 24 V loads
- Automotive systems

- General purpose power switching
- Motors, lamps and solenoids

1.4 Quick reference data

Table 1. Quick reference data							
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 185 °C		-	-	55	V
I _D	drain current	V _{GS} = 5 V; T _{mb} = 25 °C; see <u>Figure 1</u> ; see <u>Figure 3</u>	<u>[1]</u>	-	-	75	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	-	167	W
Static cha	aracteristics						
R _{DSon}	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } Figure 12;$ see Figure 11		-	10.2	12	mΩ
		V _{GS} = 10 V; I _D = 25 A; T _i = 25 °C		-	8.1	10	mΩ

nexperia

N-channel TrenchMOS logic level FET

Table 1.	Quick reference da	tacontinued				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Avalanch	e ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$\begin{split} I_D &= 75 \text{ A}; V_{sup} \leq 55 \text{ V}; \\ R_{GS} &= 50 \Omega; V_{GS} = 5 \text{ V}; \\ T_{j(\text{init})} &= 25 ^\circ\text{C}; \text{ unclamped} \end{split}$	-	-	173	mJ
Dynamic	characteristics					
Q _{GD}	gate-drain charge	$V_{GS} = 5 V; I_D = 25 A;$ $V_{DS} = 44 V; T_j = 25 °C;$ see Figure 13	-	13	-	nC

[1] Continuous current is limited by package.

2. Pinning information

Table 2.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		-
2	D	drain ^[1]	mb	
3	S	source		
mb	D	mounting base; connected to drain		mbbo76 S
			SOT428 (DPAK)	

[1] It is not possible to make a connection to pin 2 of the SOT428 package.

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK9212-55B	DPAK	plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped)	SOT428

N-channel TrenchMOS logic level FET

4. Limiting values


Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Parameter	Conditions	Min	Max	Unit
drain-source voltage	T _j ≥ 25 °C; T _j ≤ 185 °C	-	55	V
drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	55	V
gate-source voltage		-15	15	V
drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 5 \text{ V}; \text{ see } \frac{\text{Figure 1}}{\text{Figure 1}};$	<u>[1]</u> -	83	А
	see Figure 3	[2] _	75	А
	T_{mb} = 100 °C; V_{GS} = 5 V; see <u>Figure 1</u>	<u>[1]</u> -	59	А
peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \ \mu s$; see <u>Figure 3</u>	-	335	А
total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	167	W
storage temperature		-55	185	°C
junction temperature		-55	185	°C
diode				
source current	T _{mb} = 25 °C	<u>[1]</u> -	83	А
		[2] _	75	А
peak source current	pulsed; $t_p \le 10 \ \mu s$; $T_{mb} = 25 \ ^{\circ}C$	-	335	А
ggedness				
non-repetitive drain-source avalanche energy	I _D = 75 A; V _{sup} ≤ 55 V; R _{GS} = 50 Ω; V _{GS} = 5 V; T _{j(init)} = 25 °C; unclamped	-	173	mJ
	drain-source voltage drain-gate voltage gate-source voltage drain current peak drain current total power dissipation storage temperature junction temperature diode source current peak source current ggedness non-repetitive drain-source	$\begin{array}{ll} drain-source \ voltage & T_{j} \geq 25 \ ^{\circ}\text{C}; \ T_{j} \leq 185 \ ^{\circ}\text{C} \\ \text{drain-gate \ voltage } & \text{R}_{\text{GS}} = 20 \ \text{k}\Omega \\ \\ \text{gate-source \ voltage } \\ drain \ current & T_{mb} = 25 \ ^{\circ}\text{C}; \ \text{V}_{\text{GS}} = 5 \ \text{V}; \ \text{see } \ Figure \ 1; \\ \text{see } \ Figure \ 3 \\ \hline T_{mb} = 100 \ ^{\circ}\text{C}; \ \text{V}_{\text{GS}} = 5 \ \text{V}; \ \text{see } \ Figure \ 1 \\ \\ \text{peak \ drain \ current } & T_{mb} = 25 \ ^{\circ}\text{C}; \ \text{pulsed}; \ t_{p} \leq 10 \ \text{\mu}\text{s}; \\ \text{see } \ Figure \ 3 \\ \hline \text{total \ power \ dissipation } & T_{mb} = 25 \ ^{\circ}\text{C}; \ \text{see } \ Figure \ 2 \\ \hline \text{storage \ temperature } \\ \hline \text{junction \ temperature } \\ \hline \text{junction \ temperature } \\ \hline \text{guedness \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \ \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \ \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \ \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \ \text{peak \ source \ current } & T_{mb} = 25 \ ^{\circ}\text{C} \\ \hline \ $	$\begin{array}{cccc} drain-source voltage & T_j \geq 25 \ ^{\circ}\text{C}; \ T_j \leq 185 \ ^{\circ}\text{C} & - & & & & & & & & & & & & & & & & & $	$\begin{array}{cccccccccccccccccccccccccccccccccccc$


[1] Current is limited by power dissipation chip rating.

[2] Continuous current is limited by package.



BUK9212-55B


N-channel TrenchMOS logic level FET



5. Thermal characteristics

Table 5.Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base	see Figure 4	-	-	0.95	K/W
R _{th(j-a)}	thermal resistance from junction to ambient		-	71.4	-	K/W




N-channel TrenchMOS logic level FET

6. Characteristics

Table 6.	Characteristics			_		
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
	aracteristics					
V _{(BR)DSS}	drain-source	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	55	-	-	V
	breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = -55 \text{ °C}$	50	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see <u>Figure 10</u>	1.1	1.5	2	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 185 \text{ °C};$ see <u>Figure 10</u>	0.4	-	-	V
		I _D = 1 mA; V _{DS} = V _{GS} ; T _j = -55 °C; see <u>Figure 10</u>	-	-	2.3	V
DSS	drain leakage current	V _{DS} = 55 V; V _{GS} = 0 V; T _j = 185 °C	-	-	500	μA
		V _{DS} = 55 V; V _{GS} = 0 V; T _j = 25 °C	-	0.02	1	μA
GSS	gate leakage current	V _{GS} = 15 V; V _{DS} = 0 V; T _i = 25 °C	-	2	100	nA
		V _{GS} = -15 V; V _{DS} = 0 V; T _j = 25 °C	-	2	100	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 185 ^{\circ}\text{C};$ see Figure 11; see Figure 12	-	-	25	mΩ
		V _{GS} = 4.5 V; I _D = 25 A; T _i = 25 °C	-	-	13	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C};$ see Figure 12; see Figure 11	-	10.2	12	mΩ
		V _{GS} = 10 V; I _D = 25 A; T _i = 25 °C	-	8.1	10	mΩ
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 5 \text{ V};$	-	32	-	nC
Q _{GS}	gate-source charge	T _j = 25 °C; see <u>Figure 13</u>	-	6	-	nC
Q _{GD}	gate-drain charge		-	13	-	nC
C _{iss}	input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz;	-	2640	3519	pF
C _{oss}	output capacitance	$T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 14}{14}$	-	360	431	pF
C _{rss}	reverse transfer capacitance		-	160	220	pF
d(on)	turn-on delay time	$V_{DS} = 30 \text{ V}; \text{ R}_{L} = 1.2 \Omega; \text{ V}_{GS} = 5 \text{ V};$	-	19	-	ns
r	rise time	R _{G(ext)} = 10 Ω; T _j = 25 °C	-	101	-	ns
d(off)	turn-off delay time	V _{DS} 30 V; R _L = 1.2 Ω; V _{GS} = 5 V; R _{G(ext)} = 10 Ω; T _j = 25 °C	-	96	-	ns
ŕ	fall time	$V_{DS} = 30 \text{ V}; \text{ R}_{L} = 1.2 \Omega; \text{ V}_{GS} = 5 \text{ V};$ $\text{R}_{G(ext)} = 10 \Omega; \text{ T}_{j} = 25 \text{ °C}$	-	75	-	ns
-D	internal drain inductance	measured from drain to center of die ; T _j = 25 °C	-	2.5	-	nH
-S	internal source inductance	measured from source lead to source bond pad ; $T_j = 25 \text{ °C}$	-	7.5	-	nH
Source-d	rain diode					
V _{SD}	source-drain voltage	I _S = 25 A; V _{GS} = 0 V; T _j = 25 °C; see <u>Figure 15</u>	-	0.85	1.2	V
			_	55	_	ns
rr	reverse recovery time	I _S = 20 A; dI _S /dt = -100 A/µs;	-	55	-	110
t _{rr} Q _r	reverse recovery time recovered charge	$V_{GS} = -10 \text{ V}; V_{DS} = 30 \text{ V}; T_j = 25 \text{ °C}$	-	53	-	nC

BUK9212-55B


N-channel TrenchMOS logic level FET



BUK9212-55B


BUK9212-55B

N-channel TrenchMOS logic level FET



BUK9212-55B

N-channel TrenchMOS logic level FET



N-channel TrenchMOS logic level FET

7. Package outline




Fig 16. Package outline SOT428 (DPAK)

All information provided in this document is subject to legal disclaimers.

Product data sheet

BUK9212-55B

N-channel TrenchMOS logic level FET

8. Revision history

istory			
Release date	Data sheet status	Change notice	Supersedes
20110203	Product data sheet	-	BUK9212-55B v.2
		esigned to comply with	the new identity guidelines
 Legal texts have 	e been adapted to the new	company name where	appropriate.
 Various change 	s to content.		
20031212	Product data	-	-
	Release date 20110203 • The format of th of NXP Semico • Legal texts have • Various change	Release date Data sheet status 20110203 Product data sheet • The format of this data sheet has been red of NXP Semiconductors. • Legal texts have been adapted to the new • Various changes to content.	Release date Data sheet status Change notice 20110203 Product data sheet - • The format of this data sheet has been redesigned to comply with of NXP Semiconductors. - • Legal texts have been adapted to the new company name where • • Various changes to content. •

N-channel TrenchMOS logic level FET

9. Legal information

9.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nexperia.com</u>.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive

applications. The product is not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual

BUK9212-55B

N-channel TrenchMOS logic level FET

agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

10. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

9.4 **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

N-channel TrenchMOS logic level FET

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics4
6	Characteristics5
7	Package outline9
8	Revision history10
9	Legal information11
9.1	Data sheet status11
9.2	Definitions11
9.3	Disclaimers
9.4	Trademarks12
10	Contact information12

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below :

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF