Power logic 8-bit shift register; open-drain outputs

Rev. 2 — 9 June 2020

Product data sheet

1. General description

The NPIC6C595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and open-drain outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset input (MR). A LOW on MR resets both the shift register and storage register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input and to the Q7S output on a LOW-to-HIGH transition of the SHCP input. If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register. Data in the storage register drives the gate of the output extended-drain NMOS transistor whenever the output enable input (\overline{OE}) is LOW. A HIGH on \overline{OE} causes the outputs to assume a high-impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the registers. The open-drain outputs are 33 V/100 mA continuous current extended-drain NMOS transistors designed for use in systems that require moderate load power such as LEDs.

Integrated voltage clamps in the outputs provide protection against inductive transients. This feature makes the device suitable for power driver applications such as relay, solenoids and other low-current or medium-voltage loads.

2. Features and benefits

- Specified from -40 °C to +125 °C
- Low R_{DSon}
- · Eight Power EDNMOS transistor outputs of 100 mA continuous current
- 250 mA current limit capability
- Output clamping voltage 33 V
- 30 mJ avalanche energy capability
- All registers cleared with single input
- Low power consumption
- ESD protection:
 - HBM JDS-001 Class 2 exceeds 2500 V
 - CDM JESD22-C101E exceeds 1000 V

3. Applications


- LED sign
- Graphic status panel
- Fault status indicator




4. Ordering information


Type number	Package	Package						
	Temperature range	Name	Description	Version				
NPIC6C595D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
NPIC6C595PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				
NPIC6C595BQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1				

5. Functional diagram






Power logic 8-bit shift register; open-drain outputs



6. Pinning information



6.1. Pinning

6.2. Pin description

Symbol	Pin	Description
V _{CC}	1	supply voltage
DS	2	serial data input
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	3, 4, 5, 6, 11, 12, 13, 14	parallel data output (open-drain)
MR	7	master reset (active LOW)
OE	8	output enable input (active LOW)
Q7S	9	serial data output
STCP	10	storage register clock input
SHCP	15	shift register clock input
GND	16	ground (0 V)

ble 2 Pin description

7. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
VI	input voltage			-0.3	+7.0	V
V _{DS}	drain-source voltage	power EDNMOS drain-source voltage	power EDNMOS drain-source voltage [1]		+33	V
I _{d(SD)}	source-drain diode current	continuous		-	250	mA
		pulsed	[2]	-	500	mA
I _D	drain current	T _{amb} = 25 °C				
		continuous; each output; all outputs on		-	100	mA
		pulsed; each output; all outputs on	[2]	-	250	mA
I _{DM}	peak drain current	single output; T _{amb} = 25 °C	[2]	-	250	mA
E _{AS}	non-repetitive avalanche energy	single pulse; see <u>Fig. 9</u>	[3]	-	30	mJ
I _{AL}	avalanche current	see <u>Fig. 9</u>	[3]	-	200	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = 25 °C	[4]			
		SO16		-	800	mW
		TSSOP16		-	725	mW
		DHVQFN16		-	1825	mW
		T _{amb} = 125 °C	[4]			
		SO16		-	160	mW
		TSSOP16		-	145	mW
		DHVQFN16		-	365	mW


[1] Each power EDNMOS source is internally connected to GND.

[2] Pulse duration \leq 100 µs and duty cycle \leq 2 %.

[3] $V_{DS} = 15 \text{ V}$; starting junction temperature (T_j) = 25 °C; L = 1.5 H; avalanche current (I_{AL}) = 200 mA.

[4] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C.

For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C. For SOT763-1 (DHVQFN16) package: P_{tot} derates linearly with 11.2 mW/K above 106 °C.



7.1. Test circuit and waveform

(1) The word generator has the following characteristics: t_r , $t_f \le 10$ hs, $z_0 = 30 \Omega$. (2) The input pulse duration (t_W) is increased until peak current $I_{AL} = 200$ mA. Energy test level is defined as:

 $E_{AS} = I_{AL} \times V_{(BR)DSS} \times t_{AL}/2 = 30 \text{ mJ}.$

Fig. 9. Test circuit and waveform for measuring single-pulse avalanche energy

8. Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{CC}	supply voltage		4.5	-	5.5	V
VI	input voltage		0	-	5.5	V
I _D	drain current	pulsed drain output current; $V_{CC} = 5 V$; [1] [2] $T_{amb} = 25 \degree C$; all outputs on	-	-	250	mA
T _{amb}	ambient temperature		-40	-	+125	°C

[1] Pulse duration \leq 100 µs and duty cycle \leq 2 %.

[2] This technique should limit $T_j - T_{amb}$ to 10 °C maximum.

9. Static characteristics

Table 5. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	V _{CC} = 5.	0 V; T _{aml}	_o = 25 °C	Unit	
			Min	Тур	Max		
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	0.85V _{CC}	-	-	V	
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.15V _{CC}	V	
V _{OH}		serial data output Q7S; V _I = V _{IH} or V _{IL}					
	voltage	I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.49	-	V	
		I _O = -4 mA; V _{CC} = 4.5 V	4.0	4.2	-	V	
V _{OL}	LOW-level output	serial data output Q7S; V _I = V _{IH} or V _{IL}					
	voltage	I _O = 20 μA; V _{CC} = 4.5 V	-	0.005	0.1	V	
		I _O = 4 mA; V _{CC} = 4.5 V	-	0.3	0.5	V	
I _{IH}	HIGH-level input current	$V_{CC} = 5.5 \text{ V}; \text{ V}_{I} = V_{CC}$	-	-	1	μA	
IIL	LOW-level input current	V _{CC} = 5.5 V; V _I = 0 V	-	-	-1	μA	
V _{(BR)DSS}	drain-source breakdown voltage	I _D = 1 mA		37	-	V	
V _{SD}	source-drain voltage	diode forward voltage; I _F = 100 mA		0.85	1.2	V	
I _{CC}	supply current	logic supply current; V_{CC} = 5.5 V; V _I = V _{CC} or GND					
		all outputs off	-	0.004	200	μA	
		all outputs on	-	0.006	500	μA	
		all outputs off; SHCP = 5 MHz; C_L = 30 pF; see Fig. 14 and Fig. 16	-	0.75	5	mA	
I _{O(nom)}	nominal output current	$V_{DS} = 0.5 \text{ V}; \text{ T}_{amb} = 85 \text{ °C}; \text{ I}_{out} = \text{I}_{D}$ [1] [2] [3]	-	140	-	mA	
I _{DSX}	drain cut-off	V _{CC} = 5.5 V; V _{DS} = 30 V	-	0.002	0.2	μA	
	current	V _{CC} = 5.5 V; V _{DS} = 30 V; T _{amb} = 125 °C	-	0.15	0.3	μA	
R _{DSon}	drain-source	see <u>Fig. 17</u> and <u>Fig. 18</u> [1] [2]					
	on-state resistance	V _{CC} = 4.5 V; I _D = 50 mA	-	3.0	9	Ω	
		V _{CC} = 4.5 V; I _D = 50 mA; T _{amb} = 125 °C		5.4	12	Ω	
		V _{CC} = 4.5 V; I _D = 100 mA	-	3.1	10	Ω	

This technique should limit $T_j - T_{amb}$ to 10 °C maximum. [1]

These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

[2] [3] Nominal output current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T_{amb} = 85 °C.

10. Dynamic characteristics

Table 6. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); For test circuit see Fig. 14.


Symbol	Parameter	Conditions		$V_{CC} = 5$.0 V; T _{amb}	= 25 °C	Unit
			Min			Max	
t _{PLH}	LOW to HIGH propagation delay	OE to Qn; I _D = 75 mA; see <u>Fig. 10</u> and <u>Fig. 19</u>	-	97	-	ns	
t _{PHL}	HIGH to LOW propagation delay	OE to Qn; I _D = 75 mA; see <u>Fig. 10</u> and <u>Fig. 19</u>	-	9	-	ns	
t _r	rise time	OE to Qn; I _D = 75 mA; see <u>Fig. 10</u> and <u>Fig. 19</u>	-	60	-	ns	
t _f	fall time	OE to Qn; I _D = 75 mA; see <u>Fig. 10</u> and <u>Fig. 19</u>	-	18	-	ns	
t _{pd}	propagation delay	SHCP to Q7S; I _D = 75 mA; see Fig. 11	SHCP to Q7S; $I_D = 75$ mA; see Fig. 11 [1]		5	-	ns
f _{max}	maximum frequency	SHCP; I _D = 75 mA; see <u>Fig. 11</u>	[2]	-	-	10	MHz
t _{rr}	reverse recovery time	I _F = 100 mA; dl/dt = 10 A/μs; see <u>Fig. 13</u>	[3] [4]	-	120	-	ns
t _a	reverse recovery current rise time	I _F = 100 mA; dl/dt = 10 A/μs; see <u>Fig. 13</u> [3] [4]		-	100	-	ns
t _{su}	set-up time	DS to SHCP; see Fig. 12		20	-	-	ns
t _h	hold time	DS to SHCP; see Fig. 12		20	-	-	ns
t _W	pulse width			40	-	-	ns

[1]

t_{pd} is the same as t_{PLH} and t_{PHL}. This is the maximum serial clock frequency assuming cascaded operation where serial data is passed from one stage to a second [2] stage. The clock period allows for SHCP \rightarrow Q7S propagation delay and setup time plus some timing margin.

This technique should limit T_j - T_{amb} to 10 °C maximum. [3]

[4] These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.




10.1. Waveforms and test circuit

Table 7. Measurement points

Supply voltage	Input	Output		
V _{cc}	V _M	V _M	V _X	V _Y
5 V	0.5V _{CC}	0.5V _{DS}	0.1V _{DS}	0.9V _{DS}

Power logic 8-bit shift register; open-drain outputs



Measurement points are given in Table 8.

The shaded areas indicate when the input is permitted to change for predictable output performance. V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig. 12. The data set-up and hold times for the serial data input (DS)

Table 8. Measurement points

Supply voltage	Input	Output
V _{cc}	V _M	V _M
5 V	0.5V _{CC}	0.5V _{CC}




Fig. 13. Test circuit and waveform for measuring reverse recovery current

Power logic 8-bit shift register; open-drain outputs






Table 9. Test data

Supply voltage	Input			Load		
	VI	t _r , t _f	V _M	CL	RL	
5 V	5 V	≤ 10 ns	50 %	30 pF	200 Ω	

Power logic 8-bit shift register; open-drain outputs





11. Package outline




Fig. 20. Package outline SOT109-1 (SO16)

Product data sheet




Fig. 21. Package outline SOT403-1 (TSSOP16)




Fig. 22. Package outline SOT763-1 (DHVQFN16)

12. Abbreviations

Table 10. Abbreviations				
Acronym	Description			
CDM	Charged Device Model			
DUT	Device Under Test			
EDNMOS	Extended Drain Negative Metal Oxide Semiconductor			
ESD	ElectroStatic Discharge			
НВМ	Human Body Model			

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NPIC6C595 v.2	20200609	Product data sheet	-	NPIC6C595 v.1
Modifications:	guidelines o Legal texts I <u>Fig. 5</u> updat	of this data sheet has been f Nexperia. have been adapted to the r ed; Latch changed to Flip I ating values for P _{tot} total p	new company nan Flop	ne where appropriate.
NPIC6C595 v.1	20120820	Product data sheet	-	-

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

Power logic 8-bit shift register; open-drain outputs

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Applications	1
4. Ordering information	2
5. Functional diagram	2
6. Pinning information	4
6.1. Pinning	4
6.2. Pin description	
7. Limiting values	5
7.1. Test circuit and waveform	6
8. Recommended operating conditions	6
9. Static characteristics	7
10. Dynamic characteristics	8
10.1. Waveforms and test circuit	9
11. Package outline	14
12. Abbreviations	
13. Revision history	
14. Legal information	
-	

© Nexperia B.V. 2020. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 9 June 2020

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below :

 74HC165N
 74HC195N
 CD4031BE
 CD4034BE
 NLV74HC165ADTR2G
 5962-9172201M2A
 MC74HC597ADG
 MC100EP142MNG

 MC100EP016AMNG
 TC74HC165AP(F)
 NTE4517B
 MC74LV594ADR2G
 74HCT4094D-Q100J
 74HCT595D,118
 HEF4021BT,653

 74HC164D,653
 74HCT193D,653
 TPIC6C595PWG4
 74VHC164MTCX
 CD74HC195M96
 NPIC6C596ADJ
 74HC164T14-13

 STPIC6D595MTR
 74HC164D.652
 74HCT164D.652
 74HC164D.653
 74HC164DB.118
 74LV164DB.112

 HEF4094BT.653
 74VHC164FT(BE)
 74HCT594DB.112
 74HCT597DB.112
 74LV164D.112
 74LV165D.112
 74HC595S16-13

 74LV4094PW.112
 CD74HC165M
 74AHC594S16-13
 74HC594S16-13
 74HC595S16-13
 74HC595S16-13
 74HC164S14-13

 74AHCT595S16-13
 74AHC594S16-13
 74HC594S16-13
 74HC164S14-13
 74HC595S16-13