

Product data sheet

1. General description

NPN/PNP low V_{CEsat} Breakthrough In Small Signal (BISS) transistor in a leadless medium power DFN2020-6 (SOT1118) Surface-Mounted Device (SMD) plastic package.

NPN/NPN complement: PBSS4160PAN. PNP/PNP complement: PBSS5160PAP.

2. Features and benefits

- Very low collector-emitter saturation voltage V_{CEsat}
- High collector current capability I_C and I_{CM}
- High collector current gain h_{FE} at high I_C
- Reduced Printed-Circuit Board (PCB) requirements
- High efficiency due to less heat generation
- AEC-Q101 qualified

3. Applications

- Load switch
- Battery-driven devices
- Power management
- Charging circuits
- Power switches (e.g. motors, fans)

4. Quick reference data

Table 1. Quick	reference data						
Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
Per transistor; for the PNP transistor with negative polarity							
V _{CEO}	collector-emitter voltage	open base		-	-	60	V
I _C	collector current			-	-	1	А
I _{CM}	peak collector current	single pulse; $t_p \le 1 \text{ ms}$		-	-	1.5	А
TR1 (NPN)							
R _{CEsat}	collector-emitter saturation resistance	$\label{eq:lc} \begin{array}{l} I_C = 0.5 \text{ A}; \ I_B = 50 \text{ mA}; \ t_p \leq \ 300 \ \mu\text{s}; \\ \text{pulsed}; \ \delta \leq \ 0.02 \ ; \ T_{\text{amb}} = 25 \ ^\circ\text{C} \end{array}$		-	-	240	mΩ
TR2 (PNP)		·					,
R _{CEsat}	collector-emitter saturation resistance	$\label{eq:linear} \begin{array}{l} I_C = -0.5 \text{ A}; \ I_B = -50 \text{ mA}; \ t_p \leq \ 300 \ \mu\text{s}; \\ \text{pulsed}; \ \delta \leq \ 0.02 \ ; \ T_{amb} = 25 \ ^\circ\text{C} \end{array}$		-	-	360	mΩ

nexperia

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor

5. Pinning information

Table 2.	Pinning in	formation		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	E1	emitter TR1	6 5 4	C1 B2 E2
2	B1	base TR1		
3	C2	collector TR2	7 8	
4	E2	emitter TR2		
5	B2	base TR2	1 2 3	E1 B1 C2
6	C1	collector TR1	Transparent top view	sym139
7	C1	collector TR1	DFN2020-6 (SOT1118)	
8	C2	collector TR2		

6. Ordering information

Table 3. Ordering information Type number Package Name Description Version PBSS4160PANP DFN2020-6: plastic thermal enhanced ultra thin small outline package; no leads; 6 terminals; body 2 x 2 x 0.65 mm SOT1118

7. Marking

Table 4. Marking codes	
Type number	Marking code
PBSS4160PANP	2M

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
Per transiste	or; for the PNP transistor wit	h negative polarity				
V _{CBO}	collector-base voltage	open emitter		-	60	V
V _{CEO}	collector-emitter voltage	open base		-	60	V
V _{EBO}	emitter-base voltage	open collector		-	7	V
I _C	collector current			-	1	А
I _{CM}	peak collector current	single pulse; t _p ≤ 1 ms		-	1.5	А
I _B	base current			-	0.3	А
I _{BM}	peak base current	single pulse; t _p ≤ 1 ms		-	1	А
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C	[1]	-	370	mW
			[2]	-	570	mW
			[3]	-	530	mW
			[4]	-	700	mW
			[5]	-	450	mW
			[6]	-	760	mW
			[7]	-	700	mW
			[8]	-	1450	mW
Per device			, I			
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C	[1]	-	510	mW
			[2]	-	780	mW
			[3]	-	730	mW
			[4]	-	960	mW
			[5]	-	620	mW
			[6]	-	1040	mW
			[7]	-	960	mW
			[8]	-	2000	mW
Tj	junction temperature			-	150	°C
T _{amb}	ambient temperature			-55	150	°C
T _{stg}	storage temperature			-65	150	°C

[1] Device mounted on an FR4 PCB, single-sided 35 µm copper strip line, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided 35 µm copper strip line, tin-plated, mounting pad for collector 1 cm².

[3] Device mounted on 4-layer PCB 35 µm copper strip line, tin-plated and standard footprint.

[4] Device mounted on 4-layer PCB 35 µm copper strip line, tin-plated, mounting pad for collector 1 cm².

[5] Device mounted on an FR4 PCB, single-sided 70 µm copper strip line, tin-plated and standard footprint.


[6] Device mounted on an FR4 PCB, single-sided 70 µm copper strip line, tin-plated, mounting pad for collector 1 cm².

[7] Device mounted on 4-layer PCB 70 µm copper strip line, tin-plated and standard footprint.

[8] Device mounted on 4-layer PCB 70 µm copper strip line, tin-plated, mounting pad for collector 1 cm².

PBSS4160PANP

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor



9. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Per transist	tor					,	_
R _{th(j-a)}	thermal resistance	in free air	[1]	-	-	338	K/W
	from junction to ambient		[2]	-	-	219	K/W
	unision		[3]	-	-	236	K/W
			[4]	-	-	179	K/W
			[5]	-	-	278	K/W
			[6]	-	-	164	K/W
		[7]	[7]	-	-	179	K/W
			[8]	-	-	86	K/W
R _{th(j-sp)}	thermal resistance from junction to solder point			-	-	30	K/W

Nexperia

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Per device	t						_
R _{th(j-a)} thermal resistance from junction to ambient		in free air	free air [1]	245	K/W		
			[2]	-	-	160	K/W
			[3]	-	-	171	K/W
			[4]	-	-	130	K/W
			[5]	-	-	202	K/W
			[6]	-	-	120	K/W
			[7]	-	-	130	K/W
			[8]	-	-	63	K/W

[1] Device mounted on an FR4 PCB, single-sided 35 µm copper strip line, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided 35 µm copper strip line, tin-plated, mounting pad for collector 1 cm².

[3] Device mounted on 4-layer PCB 35 µm copper strip line, tin-plated and standard footprint.


[4] Device mounted on 4-layer PCB 35 µm copper strip line, tin-plated, mounting pad for collector 1 cm².

[5] Device mounted on an FR4 PCB, single-sided 70 µm copper strip line, tin-plated and standard footprint.

[6] Device mounted on an FR4 PCB, single-sided 70 µm copper strip line, tin-plated, mounting pad for collector 1 cm².

[7] Device mounted on 4-layer PCB 70 µm copper strip line, tin-plated and standard footprint.


[8] Device mounted on 4-layer PCB 70 µm copper strip line, tin-plated, mounting pad for collector 1 cm².




FR4 PCB 35 µm, standard footprint

Fig. 2. Per transistor: transient thermal impedance from junction to ambient as a function of pulse duration; typical values


PBSS4160PANP








PBSS4160PANP



PBSS4160PANP

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor



PBSS4160PANP

© Nexperia B.V. 2017. All rights reserved

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor

10. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
TR1 (NPN)						
I _{CBO}	collector-base cut-off	V _{CB} = 48 V; I _E = 0 A; T _{amb} = 25 °C	-	-	100	nA
	current	V _{CB} = 48 V; I _E = 0 A; T _j = 150 °C	-	-	50	μA
I _{EBO}	emitter-base cut-off current	V_{EB} = 5 V; I _C = 0 A; T _{amb} = 25 °C	-	-	100	nA
h _{FE}	DC current gain	$\label{eq:Vce} \begin{array}{l} V_{CE} = 2 \; V; \; I_{C} = 100 \; \text{mA}; \; t_{p} \leq \; 300 \; \mu \text{s}; \\ pulsed; \; \delta \leq \; 0.02 \; \; ; \; T_{amb} = 25 \; ^{\circ} \text{C} \end{array}$	290	430	-	
		$\label{eq:Vce} \begin{array}{l} V_{CE} = 2 \; V; \; I_{C} = 500 \; \text{mA}; \; t_{p} \leq \; 300 \; \mu \text{s}; \\ pulsed; \; \delta \leq \; 0.02 \; \; ; \; T_{amb} = 25 \; ^{\circ} \text{C} \end{array}$	150	220	-	
		$ \begin{array}{l} V_{CE} = 2 \; V; \; I_{C} = 1 \; A; \; t_p \leq \; 300 \; \mu s; \\ pulsed; \; \! \delta \leq \; 0.02 \; \; ; \; T_{amb} = 25 \; ^\circ \! C \end{array} $	70	110	-	
V _{CEsat}	collector-emitter	I_{C} = 500 mA; I_{B} = 50 mA; T_{amb} = 25 °C	-	90	120	mV
	saturation voltage	$\label{eq:lc} \begin{array}{l} I_C = 1 \text{ A}; \ I_B = 50 \text{ mA}; \ t_p \leq \ 300 \ \mu\text{s}; \\ \text{pulsed}; \ \delta \leq \ 0.02 \ ; \ T_{amb} = 25 \ ^\circ\text{C} \end{array}$	-	185	240	mV
		$\label{eq:lc} \begin{array}{l} I_C = 1 \text{ A}; \ I_B = 100 \text{ mA}; \ t_p \leq \ 300 \ \mu\text{s}; \\ \text{pulsed}; \ \delta \leq \ 0.02 \ ; \ T_{amb} = 25 \ ^\circ\text{C} \end{array}$	-	175	220	mV
R _{CEsat}	collector-emitter saturation resistance	$\label{eq:IC} \begin{array}{l} \textbf{I}_{C} = 0.5 \text{ A}; \ \textbf{I}_{B} = 50 \text{ mA}; \ \textbf{t}_{p} \leq \ 300 \mu\text{s}; \\ \textbf{pulsed}; \ \delta \leq \ 0.02 \ ; \ \textbf{T}_{amb} = 25 \ ^{\circ}\text{C} \end{array}$	-	-	240	mΩ
V _{BEsat}	base-emitter saturation	I_{C} = 500 mA; I_{B} = 50 mA; T_{amb} = 25 °C	-	-	1	V
voltage	voltage	$\label{eq:lc} \begin{array}{l} \textbf{I}_{C} = 1 \text{ A}; \ \textbf{I}_{B} = 50 \text{ mA}; \ \textbf{t}_{p} \leq \ 300 \mu\text{s}; \\ \textbf{pulsed}; \ \delta \leq \ 0.02 \ ; \ \textbf{T}_{amb} = 25 \ ^{\circ}\text{C} \end{array}$	-	-	1.1	V
		$\label{eq:lc} \begin{array}{l} \textbf{I}_{C} = 1 \text{ A}; \ \textbf{I}_{B} = 100 \text{ mA}; \ \textbf{t}_{p} \leq \ 300 \ \mu\text{s}; \\ \textbf{pulsed}; \ \delta \leq \ 0.02 \ ; \ \textbf{T}_{amb} = 25 \ ^{\circ}\text{C} \end{array}$	-	-	1.1	V
V _{BEon}	base-emitter turn-on voltage	$\label{eq:Vce} \begin{array}{l} V_{CE} = 2 \; V; \; I_{C} = 0.5 \; A; \; t_{p} \leq \; 300 \; \mu s; \\ pulsed; \; \delta \leq \; 0.02 \; \; ; \; T_{amb} = 25 \; ^{\circ} C \end{array}$	-	-	0.9	V
t _d	delay time	$V_{CC} = 10 \text{ V}; I_{C} = 0.5 \text{ A}; I_{Bon} = 25 \text{ mA};$	-	15	-	ns
t _r	rise time	I _{Boff} = -25 mA; T _{amb} = 25 °C	-	90	-	ns
t _{on}	turn-on time		-	105	-	ns
ts	storage time		-	410	-	ns
t _f	fall time		-	130	-	ns
t _{off}	turn-off time		-	540	-	ns
f _T	transition frequency	V_{CE} = 10 V; I _C = 50 mA; f = 100 MHz; T _{amb} = 25 °C	90	175	-	MHz
C _c	collector capacitance	V _{CB} = 10 V; I _E = 0 A; i _e = 0 A; f = 1 MHz; T _{amb} = 25 °C	-	4	6	pF
TR2 (PNP)						
I _{CBO} co	collector-base cut-off	V _{CB} = -48 V; I _E = 0 A	-	-	-100	nA
	current	V _{CB} = -48 V; I _E = 0 A; T _j = 150 °C	-	-	-50	μA
I _{EBO}	emitter-base cut-off current	V _{EB} = -5 V; I _C = 0 A	-	-	-100	nA


PBSS4160PANP

Nexperia

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
h _{FE}	DC current gain	$\label{eq:V_CE} \begin{array}{l} \text{V}_{\text{CE}} = \text{-2 V; I}_{\text{C}} = \text{-100 mA; t}_{\text{p}} \leq \ 300 \ \mu\text{s;} \\ \text{pulsed; } \delta \leq \ 0.02 \ ; \ T_{\text{amb}} = 25 \ ^{\circ}\text{C} \end{array}$	170	245	-	
		$\label{eq:Vce} \begin{array}{l} V_{CE} = -2 \ V; \ I_C = -500 \ mA; \ t_p \leq \ 300 \ \mu s; \\ \text{pulsed}; \ \delta \leq \ 0.02 \ ; \ T_{amb} = 25 \ ^\circ C \end{array}$	120	170	-	
		$ \begin{array}{l} V_{CE} \texttt{=} \texttt{-2} \; V \texttt{;} \; I_{C} \texttt{=} \texttt{-1} \; A \texttt{;} \; t_{p} \texttt{\leq} \; 300 \; \mu \texttt{s} \texttt{;} \\ \texttt{pulsed} \texttt{;} \; \delta \texttt{\leq} \; 0.02 \; \texttt{;} \; T_{\texttt{amb}} \texttt{=} 25 \; ^{\circ} C \end{array} $	70	100	-	
V _{CEsat}	collector-emitter saturation voltage	$\label{eq:lc} \begin{array}{l} I_C = -500 \text{ mA}; \ I_B = -50 \text{ mA}; \ t_p \leq \ 300 \ \mu\text{s}; \\ \text{pulsed}; \ \delta \leq \ 0.02 \ ; \ T_{amb} = 25 \ ^\circ\text{C} \end{array}$	-	-125	-180	mV
		$ \begin{array}{l} I_C = -1 \text{ A}; I_B = -50 \text{ mA}; t_p \leq \ 300 \mu\text{s}; \\ \text{pulsed}; \delta \leq \ 0.02 \ ; T_{amb} = 25 \ ^\circ\text{C} \end{array} $	-	-390	-550	mV
		$ \begin{array}{l} \textbf{I}_{C} = -1 \text{ A}; \text{ I}_{B} = -100 \text{ mA}; \textbf{t}_{p} \leq 300 \mu\text{s}; \\ \textbf{pulsed}; \delta \leq 0.02 ; \textbf{T}_{amb} = 25 ^{\circ}\text{C} \end{array} $	-	-240	-340	mV
R _{CEsat}	collector-emitter saturation resistance	$\label{eq:lc} \begin{array}{l} {\sf I}_C = -0.5 \; {\sf A}; \; {\sf I}_B = -50 \; {\sf mA}; \; t_p \leq \; 300 \; \mu s; \\ {\sf pulsed}; \; \delta \leq \; 0.02 \; \; ; \; {\sf T}_{amb} = 25 \; ^\circ C \end{array}$	-	-	360	mΩ
V _{BEsat}	base-emitter saturation voltage	$\label{eq:lc} \begin{array}{l} I_C = -500 \text{ mA}; \ I_B = -50 \text{ mA}; \ t_p \leq \ 300 \ \mu\text{s}; \\ \text{pulsed}; \ \delta \leq \ 0.02 \ ; \ T_{amb} = 25 \ ^\circ\text{C} \end{array}$	-	-	-1	V
		$\label{eq:lc} \begin{array}{l} \textbf{I}_{C} = -1 \text{ A}; \text{ I}_{B} = -50 \text{ mA}; \textbf{t}_{p} \leq \ 300 \mu\text{s}; \\ \textbf{pulsed}; \delta \leq \ 0.02 \ ; \textbf{T}_{amb} = 25 \ ^{\circ}\text{C} \end{array}$	-	-	-1	V
		$\label{eq:lc} \begin{array}{l} \textbf{I}_{C} = -1 \text{ A}; \ \textbf{I}_{B} = -100 \text{ mA}; \ \textbf{t}_{p} \leq \ 300 \mu\text{s}; \\ \textbf{pulsed}; \ \delta \leq \ 0.02 \ ; \ \textbf{T}_{amb} = 25 \ ^{\circ}\text{C} \end{array}$	-	-	-1.1	V
V _{BEon}	base-emitter turn-on voltage	$\label{eq:Vce} \begin{array}{l} V_{CE} \texttt{=} \texttt{-2} \; V \texttt{;} \; I_{C} \texttt{=} \texttt{-0.5} \; A \texttt{;} \; t_{p} \texttt{\leq} \; \texttt{300} \; \mu \texttt{s} \texttt{;} \\ \texttt{pulsed} \texttt{;} \; \breve{\delta} \texttt{\leq} \; \texttt{0.02} \; \texttt{;} \; T_{amb} \texttt{=} \texttt{25} \; ^{\circ} C \end{array}$	-	-	-0.9	V
t _d	delay time	V_{CC} = -10 V; I _C = -0.5 A; I _{Bon} = -25 mA;	-	15	-	ns
t _r	rise time	I _{Boff} = 25 mA; T _{amb} = 25 °C	-	40	-	ns
t _{on}	turn-on time		-	55	-	ns
t _s	storage time		-	95	-	ns
t _f	fall time		-	40	-	ns
t _{off}	turn-off time		-	135	-	ns
f _T	transition frequency	V_{CE} = -10 V; I _C = -50 mA; f = 100 MHz; T _{amb} = 25 °C	65	125	-	MHz
C _c	collector capacitance	V _{CB} = -10 V; I _E = 0 A; i _e = 0 A; f = 1 MHz; T _{amb} = 25 °C	-	9.5	13	pF

PBSS4160PANP


60 V, 1 A NPN/PNP low VCEsat (BISS) transistor



© Nexperia B.V. 2017. All rights reserved

PBSS4160PANP

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor



PBSS4160PANP


All information provided in this document is subject to legal disclaimers

© Nexperia B.V. 2017. All rights reserved

13 / 21

PBSS4160PANP


60 V, 1 A NPN/PNP low VCEsat (BISS) transistor




Product data sheet

© Nexperia B.V. 2017. All rights reserved

PBSS4160PANP



60 V, 1 A NPN/PNP low VCEsat (BISS) transistor




11. Test information

PBSS4160PANP

PBSS4160PANP

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor




Quality information


This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q101* - *Stress test qualification for discrete semiconductors*, and is suitable for use in automotive applications.

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor

12. Package outline



13. Soldering



60 V, 1 A NPN/PNP low VCEsat (BISS) transistor

14. Revision history

Table 8. Revision history							
Data sheet ID	Release date	Data sheet status	Change notice	Supersedes			
PBSS4160PANP v.2	20171220	Product data sheet	-	PBSS4160PANP v.1			
Modifications:	Characteristics: Fig. 22 corrected						
PBSS4160PANP v.1	20130114	Product data sheet	-	-			

PBSS4160PANP

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nexperia.com</u>.

Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia' aggregate and cumulative liability towards customer

for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

60 V, 1 A NPN/PNP low VCEsat (BISS) transistor

16. Contents

1.	General description	1
2.	Features and benefits	1
3.	Applications	1
4.	Quick reference data	1
5.	Pinning information	2
6.	Ordering information	2
7.	Marking	2
8.	Limiting values	3
9.	Thermal characteristics	4
10.	Characteristics	.10
11.	. Test information	16
12.	Package outline	18
13.	Soldering	18
14.	Revision history	.19
15.	Legal information	20

© Nexperia B.V. 2017. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 20 December 2017

PBSS4160PANP

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bipolar Transistors - BJT category:

Click to view products by Nexperia manufacturer:

Other Similar products are found below :

619691C MCH4017-TL-H BC546/116 BC557/116 BSW67A NTE158 NTE187A NTE195A NTE2302 NTE2330 NTE63 C4460 2SA1419T-TD-H 2SA1721-O(TE85L,F) 2SA2126-E 2SB1204S-TL-E 2SC5488A-TL-H 2SD2150T100R SP000011176 FMMTA92QTA 2N2369ADCSM 2N5769 2SC2412KT146S 2SC5490A-TL-H 2SD1816S-TL-E 2SD1816T-TL-E CMXT2207 TR CPH6501-TL-E MCH4021-TL-E US6T6TR NJL0281DG 732314D CMXT3906 TR CPH3121-TL-E CPH6021-TL-H 873787E IMZ2AT108 UMX21NTR MCH6102-TL-E NJL0302DG 2N3583 2SA1434-TB-E 2SC3143-4-TB-E 2SD1621S-TD-E NTE103 30A02MH-TL-E NSV40301MZ4T1G NTE101 NTE13 NTE15