

±18V OPERATION HIGH QUALITY AUDIO VOLUME

■FEATURES

- Operating Voltage Analog ±10 to ±18V
 Digital +3.0 to +5.5V
- 3-Wired Serial Control
- Selectable Chip Address
Available for using two chips on same serial bus line.
- Low Output Noise *
- Low Distortion *
- Volume 0 to -111.5dB / 0.5dB step, Mute
 +21 to 0dB / 3dB step
- Zero Cross Detection
- Package Outline SSOP32

* It conforms to the characteristics of an external operational amplifier.

■GENERAL DESCRIPTION

The NJU72322 is a ±18V operation high quality audio volume. It provides low output noise and low distortion characteristics. In addition, employing external op-amps as output signal buffers, it offers designer's variety of circuit design.

All of functions are controlled via three-wired serial bus. Selectable chip address is available for using two chips on same serial bus line.

The NJU72322 is suitable for High-end audio equipment and professional audio equipment.


■APPLICATION

- Hi-Fi Audio Application
- Professional Audio Application


■AUDIO VOLUME VARIATION

OPERATING VOLTAGE	PRODUCT NAME
±8.5 to ±18V	MUSES72320
±10 to ±18V	MUSES72323

■APPLICATION CIRCUIT




■PIN CONFIGURATION



PIN NO.	SYMBOL	DESCRIPTION	PIN NO.	SYMBOL	DESCRIPTION
1	NC	No connection	17	NC	No connection
2	L_CAP	Lch switching noise rejection capacitor connection terminal	18	DATA	Control data signal input
3	OUTL	Lch output	19	CLOCK	Clock signal input
4	L-	Lch Op-amp inverting input connection terminal	20	LATCH	Latch signal input
5	L_REF	Lch reference voltage	21	D_V+	Power supply (+) [digital block] (+10V to +18V)
6	L+	Lch Op-amp non-inverting input connection terminal	22	INR	Rch input
7	L_REF	Lch reference voltage	23	AR_V+	Power supply (+) [Rch] (+10V to +18V)
8	L_REF	Lch reference voltage	24	AL_V+	Power supply (+) [Lch] (+10V to +18V)
9	R_REF	Rch reference voltage	25	AR_V-	Power supply (-) [Rch] (-10V to -18V)
10	R_REF	Rch reference voltage	26	AL_V-	Power supply (-) [Lch] (-10V to -18V)
11	R+	Rch Op-amp non-inverting input connection terminal	27	INL	Lch Input
12	R_REF	Rch reference voltage	28	D_V-	Power supply (-) [digital block] (-10V to -18V)
13	R-	Rch Op-amp inverting input connection terminal	29	D_CAP	Digital block noise rejection capacitor connection terminal
14	OUTR	Rch output	30	ADR0	Chip address setting terminal
15	R_CAP	Rch switching noise rejection capacitor connection terminal	31	NC	No connection
16	D_IN	Digital block power supply (+3.0V to +5.5V)	32	D_REF	Digital block reference voltage

MARK INFORMATION



ORDERING INFORMATION

PART NUMBER	PACKAGE OUTLINE	RoHS	HALOGEN-FREE	TERMINAL FINISH	MARKING	WEIGHT (mg)	MOQ (pcs)
NJU72322V (TE1)	SSOP32	YES	YES	Sn2Bi	NJU72322	185	2,000

ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V^+/V^-	+20/-20	V
Digital Block Voltage	V_{D_CAP}	$V^+ + 6^{(1)}$	V
Digital Input Voltage	V_{ID}	$6^{(2)}$	V
Analog Input Voltage	V_{IA}	V^+/V^-	V
Power Dissipation	P_D	1000 ⁽³⁾	mW
Junction Temperature	T_{jmax}	+125	°C
Storage Temperature Range	T_{stg}	-40 to +125	°C

(1): D_CAP terminal.

(2): CLOCK, DATA, LATCH, D_IN terminal.

(3): Mounted on glass epoxy board. (76.2x114.3x1.6mm:based on EIA/JEDEC standard, 2layers FR-4)

POWER DISSIPATION vs. AMBIENT TEMPERATURE



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Operating Voltage	V^+/V^-	± 10 to ± 18	V
Digital Block Control Voltage	D_IN	+3.0 to +5.5 ⁽⁴⁾	V
Operating Temperature Range	T _{opr}	-40 to +85	°C

(4): D_REF(32pin)=0V

ELECTRICAL CHARACTERISTICS
DC CHARACTERISTICS

(T_a=25°C, V⁺/V⁻=±15V, V_{IN}=5V, D_REF=0V, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Current 1	I _{CC}	No Signal, No Load	-	2	10	mA
Supply Current 2	I _{EE}	No Signal, No Load	-	2	10	mA
Input Impedance	R _{IN}	INR(22pin), INL(27pin) terminals	14	20	-	kΩ

AC CHARACTERISTICS

(T_a=25°C, V⁺/V⁻=±15V, f=1kHz, V_{IN}=2V_{rms}, Volume=0dB, Gain=0dB, V_{OUT} with MUSES8920, R_L=47kΩ, unless otherwise specified)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Maximum Input Voltage	V _{IM}	THD=1%, Volume=-20dB	11	-	-	V _{rms}
Maximum Output Voltage	V _{OM}	THD=1%	-	10.3	-	V _{rms}
Voltage Gain 1	G _{V1}	-	-0.5	0	+0.5	dB
Voltage Gain 2	G _{V2}	V _{IN} =0.5V _{rms} , Gain=+12dB	+11	+12	+13	dB
Voltage Gain Error 1	ΔG _{V1}	-	-0.5	0	+0.5	dB
Voltage Gain Error 2	ΔG _{V2}	Volume=-60dB	-1.0	0	+1.0	dB
Maximum Attenuation	A _{TT}	Volume=-111.5dB, A-weight	-	-111.5	-	dB
Mute Level	Mute	Volume=Mute, A-weight	-	-120	-	dB
Total Harmonic Distortion1	THD1	V _{IN} =1.6V _{rms} BW=400 to 22kHz	-	0.00024	-	%
Total Harmonic Distortion2	THD2	F=10kHz, V _{IN} =1V _{rms} BW=400 to 30kHz	-	0.0007	-	%
Output Noise	V _{NO}	R _g =0Ω, A-weight, R _L =100kΩ V _{OUT} without MUSES8920	-	-118 (1.26μ)	-	dBV (V _{rms})
Channel Separation 1	CS1	R _g =0Ω	-	-110	-90	dB
Channel Separation 2	CS2	F=20kHz, R _g =0Ω	-	-90	-	dB

LOGIC CONTROL CHARACTERISTICS


(T_a=25°C, V⁺/V⁻=±15V, D_{VDD}=“D_IN”-“D_REF” unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
High Level Input Voltage 1	V _{IH1}	DATA, CLOCK, LATCH terminal	0.7*D _{VDD}	-	5.5	V
Low Level Input Voltage 1	V _{IL1}		0	-	0.3*D _{VDD}	V
High Level Input Voltage 2	V _{IH2}	ADR0 terminal	0.7*D _{VDD}	-	V ⁺	V
Low Level Input Voltage 2	V _{IL2}		0	-	0.3*D _{VDD}	V

◆V_{NO}



◆CS1, CS2




■TERMINAL DESCRIPTION

TERMINAL	SYMBOL	FUNCTION	EQUIVALENT CIRCUIT	VOLTAGE
2	L_CAP	Lch switching noise rejection capacitor connection terminal		0V
15	R_CAP	Rch switching noise rejection capacitor connection terminal		0V
3	OUTL	Lch output		0V
5	L_REF	Lch reference voltage		0V
7	L_REF	Lch reference voltage		0V
8	L_REF	Lch reference voltage		0V
9	R_REF	Rch reference voltage		0V
10	R_REF	Rch reference voltage		0V
12	R_REF	Rch reference voltage		0V
14	OUTR	Rch output	0V	
4	L-	Lch Op-amp inverting input connection terminal		0V
6	L+	Lch Op-amp non-inverting input connection terminal		0V
11	R+	Rch Op-amp non-inverting input connection terminal		0V
13	R-	Rch Op-amp inverting input connection terminal		0V
16	D_IN	Digital block power supply		0V
32	D_REF	Digital block Reference voltage		0V


TERMINAL	SYMBOL	FUNCTION	EQUIVALENT CIRCUIT	VOLTAGE
18 19 20	DATA CLOCK LATCH	Control data signal input Clock signal input Latch signal input		-
22 27	INR INL	Rch input Lch input		0V
29	D_CAP	Digital block noise rejection capacitor connection terminal		V + 5V
30	ADR0	Chip address setting terminal		-

APPLICATION CIRCUIT


Application circuit with J-FET input type Op-Amp.



Application circuit with Bipolar input type Op-Amp.



■TIMING ON 3-wired BUS (DATA, CLOCK, LATCH)




*) MSB First

■CHARACTERISTICS OF BUS LINES (DATA, CLOCK, LATCH) FOR 3-wired BUS DEVICES

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t1	CLOCK Clock Width	1	-	-	μsec
t2	CLOCK Pulse Width(High)	0.4	-	-	μsec
t3	CLOCK Pulse Width(Low)	0.4	-	-	μsec
t4	LATCH Rise Hold Time	1	-	-	μsec
t5	DATA Setup Time	0.4	-	-	μsec
t6	DATA Hold Time	0.4	-	-	μsec
t7	CLOCK Setup Time	0.4	-	-	μsec
t8	LATCH Pulse Width(High)	0.4	-	-	μsec

■RECOMMENDED POWER-UP SEQUENCE

The NJU72322 should be used under the condition that potential V^- terminals are always the lowest potential. It is recommended that V^- power supply turns on before or just same time that V^+ power supply turns on.



■DEFINITION OF 3-wired REGISTER

Note) Please don't send except specified data for avoiding an incorrect operation.

◆3-wired BUS FORMAT / CONTROL REGISTER TABLE

The NJU72322 control data is constructed with 16bits.

MSB								LSB							
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Data								0	0	0	0	Select Address		Chip Address	

MSB														LSB	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
L channel Volume								0	0	0	0	0	0	1	*
R channel Volume								0	0	0	0	0	1	1	*
L/R Cont	L channel Gain			R channel Gain			Z/C	0	0	0	0	1	0	1	*

◆CHIP ADDRESS

Chip address is set by the ADR0 (chip address setting terminal) status.

Chip address setting terminal	Chip Address	
ADR0 (30pin)	D1	D0
Low	1	0
High	1	1

◆CONTROL REGISTER DEFAULT VALUE

MSB														LSB	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	*
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	*
0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	*

Note) This product starts up by MUTE setting in power "ON". Use it after removing MUTE of each setting.

If any audio signal is inputted in input signal terminal before power "ON", it may cause initial condition abnormality. In conditions of using such as the above, it prevents that abnormality by setting MUTE before power "OFF".

■ DEFINITION OF RESISTOR

◆ Volume : 0 to -111.5dB / 0.5dB step.

Each volume is controlled independently when L/RCont="0".

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
L channel Volume								0	0	0	0	0	0	1	*
R channel Volume								0	0	0	0	0	1	1	*

< L channel Volume / R channel Volume Setting >

Data								Setting
D15	D14	D13	D12	D11	D10	D9	D8	
0	0	0	0	0	0	0	0	Mute ^(*)
0	0	0	1	0	0	0	0	0dB
0	0	0	1	0	0	0	1	-0.5dB
0	0	0	1	0	0	1	0	-1.0dB
0	0	0	1	0	0	1	1	-1.5dB
0	0	0	1	0	1	0	0	-2.0dB
0	0	0	1	0	1	0	1	-2.5dB
0	0	0	1	0	1	1	0	-3.0dB
0	0	0	1	0	1	1	1	-3.5dB
0	0	0	1	1	0	0	0	-4.0dB
0	0	0	1	1	0	0	1	-4.5dB
0	0	0	1	1	0	1	0	-5.0dB
0	0	0	1	1	0	1	1	-5.5dB
0	0	0	1	1	1	0	0	-6.0dB
0	0	0	1	1	1	0	1	-6.5dB
0	0	0	1	1	1	1	0	-7.0dB
0	0	0	1	1	1	1	1	-7.5dB
0	0	1	0	0	0	0	0	-8.0dB

⋮

1	1	1	0	0	0	0	0	-104.0dB
1	1	1	0	0	0	0	1	-104.5dB
1	1	1	0	0	0	1	0	-105.0dB
1	1	1	0	0	0	1	1	-105.5dB
1	1	1	0	0	1	0	0	-106.0dB
1	1	1	0	0	1	0	1	-106.5dB
1	1	1	0	0	1	1	0	-107.0dB
1	1	1	0	0	1	1	1	-107.5dB
1	1	1	0	1	0	0	0	-108.0dB
1	1	1	0	1	0	0	1	-108.5dB
1	1	1	0	1	0	1	0	-109.0dB
1	1	1	0	1	0	1	1	-109.5dB
1	1	1	0	1	1	0	0	-110.0dB
1	1	1	0	1	1	0	1	-110.5dB
1	1	1	0	1	1	1	0	-111.0dB
1	1	1	0	1	1	1	1	-111.5dB
1	1	1	1	1	1	1	1	Mute

(*)Default Setting

- ◆**L/R Cont :** Select “L channel Volume, R channel Volume independent control” or “L channel Volume, R channel Volume link control” of method of volume control.
- ◆**Gain :** 0 to +21dB / 3dB step.
Each gain is controlled independently.
- ◆**Z/C :** Zero Cross Detection circuit ON/OFF setting.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
L/R Cont	L channel Gain			R channel Gain			Z/C	0	0	0	0	1	0	1	*

<L/R Cont Setting>

Data	Setting
D15	
0	L channel Volume, R channel Volume independent control ^(*)
1	L channel Volume, R channel Volume link control

^(*)Default Setting

Command table when L channel Volume and R channel Volume are linked

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
L /R channel Volume								0	0	0	0	0	0	1	*
No Acceptable								0	0	0	0	0	1	1	*

<L channel Gain / R channel Gain Setting>

Data			Setting
D14	D13	D12	
D11	D10	D9	
0	0	0	0dB ^(*)
0	0	1	+3dB
0	1	0	+6dB
0	1	1	+9dB
1	0	0	+12dB
1	0	1	+15dB
1	1	0	+18dB
1	1	1	+21dB

^(*)Default Setting


<Z/C Setting>

Data	Setting
D8	
0	Zero Cross Detection Circuit ON ^(*)
1	Zero Cross Detection Circuit OFF


^(*)Default Setting

■ TYPICAL CHARACTERISTICS


ICC vs Supply Voltage
No Signal




IEE vs Supply Voltage
No Signal




ICC vs Ambient Temperature
 $V = \pm 15V$, No Signal




IEE vs Ambient Temperature
 $V = \pm 15V$, No Signal



Input Resistance vs Volume Setting
 $V = \pm 15V$, No signal




Output Resistance vs Volume Setting
 $V = \pm 15V$, No signal



■ TYPICAL CHARACTERISTICS


Maximum Input Voltage vs Frequency

$V_{\pm 15V}$, THD=1%, Volume=-20dB, Gain=0dB,
 V_{OUT} with MUSES8920




Maximum Input Voltage vs Ambient Temperature

$f=1kHz$, THD=1%, Volume=-20dB, Gain=0dB,
 V_{OUT} with MUSES8920




Maximum Output Voltage vs Frequency

$V_{\pm 15V}$, THD=1%, V_{OUT} with MUSES8920




Maximum Output Voltage vs Ambient Temperature

$f=1kHz$, THD=1%, V_{OUT} with MUSES8920




Output Voltage Gain vs Frequency

$V_{\pm 15V}$, $V_{in}=4V_{rms}$, Bandpass



Volume Gain Output vs Volume Setting


$V_{\pm 15V}$, $f=1kHz$, $V_{in}=4V_{rms}$, Gain=0dB, Bandpass



■ TYPICAL CHARACTERISTICS


Volume Gain Output Error vs Volume Setting

$V=\pm 15V, f=1kHz, V_{in}=4V_{rms}, Gain=0dB, Bandpass$




Volume Gain Output Error vs Volume Setting

$V=\pm 15V, f=1kHz, V_{in}=200mV_{rms}, Volume=0dB, Bandpass$




Volume Resolution vs Volume Setting

$V=\pm 15V, f=1kHz, V_{in}=4V_{rms}, Gain=0dB, Bandpass$




Volume Resolution vs Volume Setting

$V=\pm 15V, f=1kHz, V_{in}=200mV_{rms}, Volume=0dB, Bandpass$




Volume Matching Error vs Volume Setting

$V=\pm 15V, f=1kHz, V_{in}=4V_{rms}, Gain=0dB, Bandpass$




Volume Matching Error vs Volume Setting


$V=\pm 15V, f=1kHz, V_{in}=200mV_{rms}, Volume=0dB, Bandpass$



■PACKAGE DIMENSIONS



■EXAMPLE OF SOLDER PADS DIMENSIONS




SSOP32

Unit: mm


PACKING SPEC

TAPING DIMENSIONS




SYMBOL	DIMENSION	REMARKS
A	8.6 ± 0.1	BOTTOM DIMENSION
B	11.5 ± 0.1	BOTTOM DIMENSION
D0	1.5 ^{+0.1} ₀	
D1	2.0 ^{+0.1} ₀	
E	1.75 ± 0.1	
F	11.5 ± 0.01	
P0	4.0 ± 0.1	
P1	12.0 ± 0.1	
P2	2.0 ± 0.1	
T	0.3 ± 0.05	
T2	2.1 ± 0.1	
W	24.0 ± 0.3	
W1	21.0 ± 0.1	THICKNESS 0.1max

REEL DIMENSIONS





SYMBOL	DIMENSION
A	330 ± 2
B	80 ± 1
C	13 ± 0.5
D	21 ± 0.8
E	2 ± 0.5
W	25.5 ± 1.0
W1	2

TAPING STATE



PACKING STATE



RECOMMENDED MOUNTING METHOD
INFRARED REFLOW SOLDERING METHOD


The temperature indicates at the surface of mold package.

[CAUTION]

1. New JRC strives to produce reliable and high quality semiconductors. New JRC's semiconductors are intended for specific applications and require proper maintenance and handling. To enhance the performance and service of New JRC's semiconductors, the devices, machinery or equipment into which they are integrated should undergo preventative maintenance and inspection at regularly scheduled intervals. Failure to properly maintain equipment and machinery incorporating these products can result in catastrophic system failures
2. The specifications on this datasheet are only given for information without any guarantee as regards either mistakes or omissions. The application circuits in this datasheet are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.
All other trademarks mentioned herein are property of their respective companies.
3. To ensure the highest levels of reliability, New JRC products must always be properly handled.
The introduction of external contaminants (e.g. dust, oil or cosmetics) can result in failures of semiconductor products.
4. New JRC offers a variety of semiconductor products intended for particular applications. It is important that you select the proper component for your intended application. You may contact New JRC's Sale's Office if you are uncertain about the products listed in this catalog.
5. Special care is required in designing devices, machinery or equipment which demand high levels of reliability. This is particularly important when designing critical components or systems whose failure can foreseeably result in situations that could adversely affect health or safety. In designing such critical devices, equipment or machinery, careful consideration should be given to amongst other things, their safety design, fail-safe design, back-up and redundancy systems, and diffusion design.
6. The products listed in the catalog may not be appropriate for use in certain equipment where reliability is critical or where the products may be subjected to extreme conditions. You should consult our sales office before using the products in any of the following types of equipment.

Aerospace Equipment
Equipment Used in the Deep sea
Power Generator Control Equipment (Nuclear, Steam, Hydraulic)
Life Maintenance Medical Equipment
Fire Alarm/Intruder Detector
Vehicle Control Equipment (airplane, railroad, ship, etc.)
Various Safety devices
7. New JRC's products have been designed and tested to function within controlled environmental conditions. Do not use products under conditions that deviate from methods or applications specified in this catalog. Failure to employ New JRC products in the proper applications can lead to deterioration, destruction or failure of the products. New JRC shall not be responsible for any bodily injury, fires or accident, property damage or any consequential damages resulting from misuse or misapplication of its products. Products are sold without warranty of any kind, either express or implied, including but not limited to any implied warranty of merchantability or fitness for a particular purpose.
8. Warning for handling Gallium and Arsenic(GaAs) Products (Applying to GaAs MMIC, Photo Reflector). This Products uses Gallium(Ga) and Arsenic(As) which are specified as poisonous chemicals by law. For the prevention of a hazard, do not burn, destroy, or process chemically to make them as gas or power. When the product is disposed, please follow the related regulation and do not mix this with general industrial waste or household waste.
9. The product specifications and descriptions listed in this catalog are subject to change at any time, without notice.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Audio Amplifiers](#) category:

Click to view products by [Nisshinbo](#) manufacturer:

Other Similar products are found below :

[LV47002P-E](#) [NCP2811AFCT1G](#) [NCP2890AFCT2G](#) [SSM2377ACBZ-R7](#) [IS31AP4915A-QFLS2-TR](#) [NCP2820FCT2G](#) [TDA1591T](#)
[TDA7563AH](#) [SSM2529ACBZ-R7](#) [MAX9890AETA+T](#) [TS2012EIJT](#) [NCP2809BMUTXG](#) [NJW1157BFC2](#) [SSM2375CBZ-REEL7](#)
[IS31AP4996-GRLS2-TR](#) [STPA002OD-4WX](#) [NCP2823BFCT1G](#) [MAX9717DETA+T](#) [MAX9717CETA+T](#) [MAX9724AEBC+TG45](#)
[LA4450L-E](#) [IS31AP2036A-CLS2-TR](#) [MAX9723DEBE+T](#) [TDA7563ASMTR](#) [AS3561-DWLT](#) [SSM2517CBZ-R7](#) [MP1720DH-12-LF-P](#)
[SABRE9601K](#) [THAT1646W16-U](#) [MAX98396EWB+](#) [PAM8965ZLA40-13](#) [BD37532FV-E2](#) [BD5638NUX-TR](#) [BD37512FS-E2](#) [BD37543FS-](#)
[E2](#) [BD3814FV-E2](#) [TPA3140D2PWPR](#) [TS2007EIJT](#) [IS31AP2005-DLS2-TR](#) [SSM2518CPZ-R7](#) [AS3410-EQFP-500](#) [FDA4100LV](#)
[MAX98306ETD+T](#) [TS4994EIJT](#) [NCP2820FCT1G](#) [NCP2823AFCT2G](#) [NCS2211MNTXG](#) [CPA2233CQ16-A1](#) [OPA1604AIPWR](#)
[OPA1612AQDRQ1](#)