R1275S Series

## 30 V, 2 A, Synchronous PWM Step-down DC/DC Converter

No. EA-370-201203

## OVERVIEW

The R1275S is a 36-V synchronous step-down DC/DC converter with built-in drivers. It is designed for industrial equipment, OA equipment and home electronics that require a $24-\mathrm{V}$ input. It operates at a $2-\mathrm{MHz}$ switching frequency, which allows to use a small inductor to ensure a high transient response and to maintain a high efficiency at heavy load condition. Using a spread spectrum clock generator, the EMI noise can be reduced.

## KEY BENEFITS

- Provides a high switching frequency at 2 MHz with an efficiency of $87 \%$.
- Maintains the output voltage constant by reducing a switching frequency to the minimum $1 / 4$ when an input-output voltage difference is small.
- Achieves the EMI noise reduction by using a spread spectrum clock generator. (Diffusion Rate: +8\%).


## KEY SPECIFICATIONS

- Input Voltage Range (Maximum Ratings):
3.6 V to $30 \mathrm{~V}(36 \mathrm{~V})$
- Start-up Voltage: 4.5 V
- Standby Current: Typ. $4 \mu \mathrm{~A}$
- Output Voltage Range: 3.3 V to 5.0 V
- Feedback Voltage: $0.64 \mathrm{~V} \pm 1.0 \%$
- Adjustable Oscillator Frequency Using External Resistors: 2 MHz
- External Synchronous Clock Frequency: 1.8 MHz to 2.2 MHz
- Spread Spectrum Clock Generator (SSCG): Diffusion Rate: Typ. +8\%
- Minimum On-time: Typ. 70 ns
- Minimum Off-time: Typ. 120 ns
- Duty-over: Min. 1/4
- Soft-start
- Thermal Shutdown: $\mathrm{Tj}=160^{\circ} \mathrm{C}$
- Undervoltage Lockout (UVLO): $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$ (Typ.)
- Overvoltage Lockout (OVLO): $\mathrm{V}_{\mathrm{IN}}=35 \mathrm{~V}$ (Typ.)
- Overvoltage Detection (OVD): FB Pin Voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) $+10 \%$
- LX Current Limiting: Typ. 3 A
- High-side Driver On Resistance: Typ. $0.145 \Omega$
- Low-side Driver On Resistance: Typ. $0.095 \Omega$


## TYPICAL CHARACTERISTICS



$$
\text { Efficiency (Vout = } 5 \text { V) }
$$

## PACKAGE

HSOP-18
$5.2 \mathrm{~mm} \times 6.2 \mathrm{~mm} \times 1.45 \mathrm{~mm}$

## APPLICATIONS

- Digital Electronics: Digital TVs, DVD Players
- OA Equipment: Printers, Facsimiles
- Portable Communication Equipment, Cameras, Video Cameras
- Battery-powered Equipment


## R1275S

No. EA-370-201203

## SELECTION GUIDE

## Selection Guide

| Product Name | Package | Quantity per Reel | Pb Free | Halogen Free |
| :---: | :---: | :---: | :---: | :---: |
| R1275S003*-E2-FE | HSOP-18 | 1,000 pcs | Yes | Yes |

* : Choose the optional functions from below.

| $*$ | Overcurrent Protection | SSCG |
| :---: | :---: | :---: |
| A | Hiccup-type | Disable |
| C | Hiccup-type | Enable |

## BLOCK DIAGRAM



R1275S Block Diagram

## PIN DESCRIPTION



## R1275S (HSOP-18) Pin Configuration

* The tab on the bottom of the package is substrate level (GND). The tab must be connected to the ground plane on the board.

R1275S Pin Description

| Pin No. | Pin Name | Description |
| :---: | :---: | :--- |
| 1,2 | VIN $^{(1)}$ | Power Supply Pin |
| 3 | NC | Not Connected |
| 4 | CE | Chip Enable Pin, Active-high |
| 5 | CSS | Soft-start Adjustment Pin |
| 6 | COMP | Capacitor Connecting Pin for Error Amplifier's Phase <br> Compensation |
| 7 | FB | Feedback Input Pin for Error Amplifier |
| 8 | PGOOD | Power Good Output Pin |
| 9 | VOUT | Output Voltage Feedback Input Pin |
| 10 | MODE ${ }^{(2)}$ | Mode Setting Input Pin |
| 11 | RT | Oscillator Frequency Adjustment Pin |
| 12 | VCC | VCC Output Pin |
| 13 | BST | Bootstrap Pin |
| $14,15,16$ | GND ${ }^{(1)}$ | GND Pin |
| 17 | NC | Not Connected |
| 18 | LX | Switching Pin |

[^0]
## R1275S

No. EA-370-201203

Equivalent Circuits for the Individual Terminals


Equivalent Circuit for CE Pin


Equivalent Circuit for COMP Pin


Equivalent Circuit for PGOOD Pin


Equivalent Circuit for CSS Pin


Equivalent Circuit for FB Pin


Equivalent Circuit for VOUT Pin


Equivalent Circuit for MODE Pin


Equivalent Circuit for VCC Pin


Equivalent Circuit for RT Pin


Equivalent Circuit for BST Pin


Equivalent Circuit for LX Pin

## ABSOLUTE MAXIMUM RATINGS

## Absolute Maximum Ratings

| Symbol | Parameter | Rating | Unit |
| :---: | :---: | :---: | :---: |
| VIn | VIN Pin Input Voltage | -0.3 to 36 | V |
| $V_{\text {CE }}$ | CE Pin Voltage ${ }^{(1)}$ | -0.3 to $\mathrm{V}_{\mathbf{1}}+0.3 \leq 36$ | V |
| Vcss | CSS Pin Voltage | -0.3 to 3 | V |
| Vout | VOUT Pin Voltage | -0.3 to 16 | V |
| $V_{R T}$ | RT Pin Voltage | -0.3 to 3 | V |
| $\mathrm{V}_{\text {comp }}$ | COMP Pin Voltage ${ }^{(2)}$ | -0.3 to 6 | V |
| $\mathrm{V}_{\text {fB }}$ | FB Pin Voltage | -0.3 to 3 | V |
| Vcc | VCC Pin Voltage | -0.3 to 6 | V |
|  | VCC Pin Output Current | Internally Limited | mA |
| $V_{\text {BST }}$ | BST Pin Voltage | LX-0.3 to LX+6 | V |
| VLX | LX Pin Voltage ${ }^{(1)}$ | -0.3 to $\mathrm{V}_{\mathbb{1}}+0.3 \leq 36$ | V |
| Vmode | MODE Pin Votlage | -0.3 to 6 | V |
| VPGOOD | PGOOD Pin Voltage | -0.3 to 6 | V |
| PD | Power Dissipation ${ }^{(3)}$ <br> (HSOP-18, JEDEC STD.51-7 Test Land Pattern) | 3100 | mW |
| Tj | Junction Temperature Range | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature Range | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause permanent damage and may degrade the lifetime and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings is not assured.

## RECOMMENDED OPERATING CONDITIONS

## Recommended Operating Conditions

| Recommended | Rarameter | Rating | Unit |
| :---: | :--- | :---: | :---: |
| Symbol |  | 3.6 to 30 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Operating Input Voltage | -40 to 105 | ${ }^{\circ} \mathrm{C}$ |
| Ta | Operating Temperature Range |  |  |

## RECOMMENDED OPERATING CONDITIONS

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

[^1]
## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{CE}=\mathrm{V}_{\mathrm{IN}}$, unless otherwise specified.
The specifications surrounded by $\qquad$ are guaranteed by design engineering at $-40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 105^{\circ} \mathrm{C}$.

| R1275S Electrical Characteristics |  |  |  |  | $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Item | Conditions | Min. | Typ. | Max. | Unit |
| Vstart | Start-up Voltage |  |  |  | 4.5 | V |
| Vcc | VCC Pin Voltage (VCC-GND) | $\mathrm{V}_{\mathrm{FB}}=0.672 \mathrm{~V}$ | 4.75 | 5 | 5.25 | V |
| IStandBy | Standby Current | $\mathrm{V}_{\mathrm{IN}}=30 \mathrm{~V}, \mathrm{CE}=0 \mathrm{~V}$ |  | 4 | 30 | $\mu \mathrm{A}$ |
| IVIN1 | VIN Consumption Current 1 at PWM switching stop | $\begin{aligned} & \mathrm{V}_{\mathrm{FB}}=0.672 \mathrm{~V}, \\ & \mathrm{MODE}=5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUt }}=\mathrm{LX}=5 \mathrm{~V} \end{aligned}$ |  | 1.0 | 1.35 | mA |
| Vuvlo1 | Undervoltage Lockout (UVLO) Threshold | Vcc Falling | 3.2 | 3.3 | 3.4 | V |
| Vuvloz |  | $V_{c c}$ Rising | 4.1 | 4.3 | 4.5 | V |
| Vovlo1 | Overvoltage Lockout (OVLO) Threshold | Vin Rising | 33.6 | 35 | 36 | V |
| Vovlo2 |  | VIN Falling | 32 | 34 |  | V |
| $V_{\text {FB }}$ | FB Voltage Accuracy | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 0.6336 | 0.64 | 0.6464 | V |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 105^{\circ} \mathrm{C}$ | 0.6272 |  | 0.6528 |  |
| fosco | Oscillator Frequency 0 | $\mathrm{R}_{\mathrm{RT}}=14 \mathrm{k} \Omega$ | 1800 | 2000 | 2200 | kHz |
| fsync | Synchronizing Frequency |  | 1800 |  | 2200 | kHz |
| $\Delta$ fosc_sscg | Oscillator Frequency Spreading Rate for SSCG | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{FB}}=0.672 \mathrm{~V} \\ (\mathrm{R} 1275 \mathrm{~S} 003 \mathrm{C}) \\ \hline \end{array}$ |  | +8 |  | \% |
| tss1 | Soft-start Time 1 | Css = OPEN | 0.36 |  | 0.75 | ms |
| tss2 | Soft-start Time 2 | $\mathrm{C}_{\text {ss }}=4.7 \mathrm{nF}$ | 1.4 |  | 2 | ms |
| Itss | Soft-start Pin Charging Current | Css $=0 \mathrm{~V}$ | 1.8 | 2 | 2.2 | $\mu \mathrm{A}$ |
| Vssend | CSS Pin Voltage at soft-start stop |  | 0.635 | 0.64 | 0.705 | V |
| Rdis_css | CSS Pin Discharge Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{CE}=0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{ss}}=3 \mathrm{~V} \end{aligned}$ |  | 2 | 5 | k $\Omega$ |
| lıxLimit | LX Current Limiting | High-side Transistor, DC | 2.55 | 3.0 | 3.45 | A |
| IrevLimit | Reverse Current Limiting | Low-side Transistor, DC |  | 1.7 | 3.5 | A |
| $\mathrm{V}_{\text {CEH }}$ | CE "High" Input Voltage |  | 1.25 |  |  | V |
| V'el | CE "Low" Input Voltage |  |  |  | 1.1 | V |
| Iceh | CE "High" Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{CE}=30 \mathrm{~V}$ |  | 1.2 | 2.45 | $\mu \mathrm{A}$ |
| Icel | CE "Low" Input Current |  |  | 0 | 0.1 | $\mu \mathrm{A}$ |
| lfBh | FB "High" Input Current | $\mathrm{V}_{\mathrm{FB}}=0.672 \mathrm{~V}$ | -0.1 | 0 | 0.1 | $\mu \mathrm{A}$ |
| IfBL | FB "Low" Input Current | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | -0.1 | 0 | 0.1 | $\mu \mathrm{A}$ |

All test items listed under Electrical Characteristics are done under the pulse load condition ( $\mathrm{Tj} \approx \mathrm{Ta}=25^{\circ} \mathrm{C}$ ).

## R1275S

No. EA-370-201203
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{CE}=\mathrm{V}_{\mathrm{IN}}$, unless otherwise specified.
The specifications surrounded by $\square$ are guaranteed by design engineering at $-40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 105^{\circ} \mathrm{C}$.

| $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Item | Conditions | Min. | Typ. | Max. | Unit |
| $V_{\text {modeh }}$ | MODE "High" Input Voltage |  | 1.33 |  |  | V |
| Імоdeh | MODE "High" Input Current | MODE $=5 \mathrm{~V}$ |  | 6.25 | 14.0 | $\mu \mathrm{A}$ |
| TTSD | Thermal Shutdown Temperature Threshold | Rising | 150 | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| TTSR |  | Falling | 125 | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| Vpgoodoff | PGOOD "Low" Output Voltage | $\begin{aligned} & \mathrm{V} \text { IN }=3.6 \mathrm{~V}, \\ & \text { PGOOD }=1 \mathrm{~mA} \end{aligned}$ |  |  | 0.25 | V |
| Ipgoodoff | PGOOD Pin Leakage Current | $\begin{aligned} & \mathrm{V} \text { IN }=30 \mathrm{~V}, \\ & \text { PGOOD }=6 \mathrm{~V} \end{aligned}$ |  |  | 100 | nA |
| Vfbovd1 | FB Pin Overvoltage Detection (OVD) Threshold | Vfb Rising |  | $\begin{array}{\|c\|} \hline \mathrm{V}_{\mathrm{FB}} \\ \times 1.10 \\ \hline \end{array}$ | 0.730 | V |
| Vfbovd2 |  | VFb Falling | 0.650 | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{FB}} \mathrm{X} \\ 1.07 \\ \hline \end{array}$ |  | V |
| Vfbuvd1 | FB Pin Undervoltage Detection (UVD) Threshold | VFB Falling | 0.556 | $\begin{aligned} & \mathrm{V}_{\mathrm{FB}} \mathrm{X} \\ & 0.90 \end{aligned}$ |  | V |
| Vfbuvd2 |  | Vfb Rising |  | $\begin{aligned} & \mathrm{V}_{\mathrm{FB}} \mathrm{X} \\ & 0.93 \end{aligned}$ | 0.625 | V |

All test items listed under Electrical Characteristics are done under the pulse load condition ( $\mathrm{Tj} \approx \mathrm{Ta}=25^{\circ} \mathrm{C}$ ).

## THEORY OF OPERATION

## MODE Pin Function

The R1275S switches the operation mode to either a forced PWM mode or a PLL PWM mode by applying a voltage or a pulse to the MODE pin. By applying 1.33 V or more to the MODE pin, the operation mode goes into the forced PWM mode and operates at PWM regardless of a load current. See Forced PWM Mode for more details. See Frequency Synchronization for the operation when an external clock is connected.

## Frequency Synchronization

The R1275S can synchronize to the external clock frequency sent to the MODE pin by using a PLL (Phase Locked Loop). The synchronizable frequency range is between 1.8 MHz to 2.2 MHz . During the synchronization, the operation mode is a forced PWM. The recommended pulse width of the external clock is 100 ns or more. When starting up the device while the external clock is sent to the MODE pin, the device synchronizes to the external clock while starting up with soft-start. Be aware that if the voltage difference between input and output is reduced and the device goes into the maxduty or duty-over condition, the device starts operating at $1 / 4$ of the synchronous frequency and goes into the asynchronous condition with the MODE pin.

## Duty-over

When the input voltage is dropped at cranking, the R1275S linearly changes the operating frequency to $1 / 4$ of the set oscillator frequency in order to maintain the output voltage. This can make the on duty more than the normal maxduty and it can also reduce the voltage difference between input and output. The duty-over starts operating when it detects the minimum off-time in the set oscillator frequency and the external synchronous oscillator frequency.

## UVLO (Undervoltage Lockout)

If the VCC pin voltage drops below the UVLO detection threshold of 3.3 V (Typ.) due to the input voltage drop, the R1275S turns the switching off to prevent the malfunction of the device. Due to the switching stop, the output voltage drops according to the load and Cout. If the VCC pin voltage rises above the UVLO threshold of 4.3 V (Typ.), the device restarts the operation with soft-start. For the R1275S, 4.5 V , the maximum UVLO release voltage, is a start-up voltage.

## OVLO (Overvoltage Lockout)

If the input voltage rises above the OVLO detection threshold of 35 V (Typ.), the R1275S turns the switching off to prevent malfunctions of the device or damages on the driver due to overvoltage. Due to the switching stop, the output voltage drops according to the load and Cout values. If the input voltage drops below the OVLO release threshold of 34 V (Typ.), the device restarts the operation with soft-start. Note that this function does not guarantee the operation above the absolute maximum ratings.

## R1275S

No. EA-370-201203

## PGOOD (Power Good) Output

The power good function with using a NMOS open drain output pin can detect the following states of the R1275S. The NMOS turns on and the PGOOD pin becomes "Low" when detecting them. After the device returns to their original state, the NMOS turns off and the PGOOD pin outputs "High" (PGOOD Input Voltage: Vup).

- CE = "Low" (Shut down)
- UVLO
- OVLO
- Thermal Shutdown
- Soft-start
- UVD
- OVD
- Hiccup-type Protection

The PGOOD pin is designed to become 0.25 V or less in "Low" level when the current floating to the PGOOD pin is 1 mA . The use of the PGOOD input voltage ( Vup ) of 5.5 V or less and the pull-up resistor ( $\mathrm{R}_{\mathrm{PG}}$ ) of $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$ are recommended. If not using the PGOOD pin, connect it to "Open" or "GND".


Power Good Circuit

No. EA-370-201203


Rising / Falling Sequence of Power Good Circuit

## R1275S

No. EA-370-201203

## Under Voltage Detection (UVD)

The UVD function indirectly monitors the output voltage with using the FB pin. The PGOOD pin outputs "Low" when the UVD detector threshold is $90 \%$ (Typ.) of $V_{F B}$ and $V_{F B}$ is less than the UVD detector threshold for more than $15 \mu \mathrm{~s}$ (Typ.). When $\mathrm{V}_{\mathrm{FB}}$ is over $93 \%$ (Typ.) of 0.64 V , the PGOOD pin outputs "High" after delay time (Typ. $120 \mu \mathrm{~s}$.). And, the hiccup-type overcurrent protection works when detecting a current limiting during the UVD detection.

## Overvoltage Detection (OVD)

The OVD function indirectly monitors the output voltage with using the FB pin. Switching stops even if the internal circuit is active state, when detecting the overvoltage of $\mathrm{V}_{\text {Fb. }}$ The PGOOD pin outputs "Low" when the OVD detector threshold is $110 \%$ (Typ.) of $\mathrm{V}_{\mathrm{FB}}$ and $\mathrm{V}_{\mathrm{FB}}$ is over the OVD detector threshold for more than $15 \mu \mathrm{~s}$ (Typ.). When $V_{F B}$ is under $107 \%$ (Typ.) of 0.64 V , which is the OVD released voltage, the PGOOD pin outputs "High" after delay time (Typ. $120 \mu \mathrm{~s}$.). Then, switching is controlled by normal operation.

## Hiccup-type Overcurrent Protection

The hiccup-type overcurrent protection can work under the operating conditions that is the UVD can function during the current limiting. The hiccup type protection stops switching releases the circuit after the protection delay time (Typ. 7.5 ms ). Since this protection is auto-release, the CE pin switching of "Low"/"High" is unnecessary. And, damage due to the overheating might not be caused because the term to release is long. When the output is shorted to GND, switching of "ON" / "OFF" is repeated until the shorting is released.

## Minimum On-Time

The minimum on-time means the minimum time duration that the R1275S can turn the high-side transistor on during the oscillation period. The minimum on-time of the device (Typ. 70 ns ) is determined by the internal circuit. The device cannot generate a pulse width that is less than the pulse width of minimum on-time. Therefore, when setting the output voltage and the oscillator frequency, be careful that the minimum step-down ratio [ $\mathrm{V}_{\text {out }} / \mathrm{V}_{\operatorname{IN}} \mathrm{X}(1 / \mathrm{fosc})$ ] is not less than the minimum on-time. If they are set to less than the minimum stepdown ratio, the pulse skipping occurs, which stabilizes the output voltage but increases the output ripple.

## Minimum Off-Time

By the adoption of bootstrap method, the high-side FET, which is used as the R1275S internal circuit for the minimum off-time, is used a NMOS. The voltage sufficient to drive the high-side FET must be charged. Therefore, the minimum off-time is determined from the required time to charge the voltage. By the adoption of the frequency's reduction method by one-quarter of a set value (Min.), if the input-output difference voltage becomes small or load transients are caused, the OFF period can be caused once in four-cycle period of normal cycle. As a result, the minimum off-time becomes 120 ns (Typ.) substantially, and the maximum duty cycle can be improved.

## Current Limit

The output current of the R1275S is limited by the current limit using a peak current method. The current limit is set to 3.0 A (Typ. DC value) and it is fixed inside the IC. The current limit circuit limits the current by monitoring the drain and source voltage of a high-side transistor. The transitional current limit of the inductor current is set to be higher than the DC value. The current limit of the device starts operating after the minimum on-time, so it has to be careful especially when the device is used close to the minimum on-time because the current limit will increase. The following diagram shows the relation between current limit and on-time using Ricoh's evaluation board. The longer the on-time is, the more the current approaches the current limit value of 3.0 A (Typ. DC value).


R1275S Current Limit vs LX On-Time

## R1275S

No. EA-370-201203

## Precautions for Operating in Low Input Voltage

When using the R1275S with $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ or less, the load current may be limited in following two cases.
First Case: The device designed to reach current limit by monitoring the voltage difference between VIN and LX. During the low input voltage operation, the driving capability of high-side transistor decreases, so the voltage difference between VIN and LX becomes larger with smaller output current. Therefore, the load current may be limited during the low input voltage operation.

Second Case: During the low input voltage operation, the duty-over function decreases the oscillator frequency. While the oscillator frequency is $1 / 4$ of the set frequency, drawing the load current can cause a voltage difference between the input and output. These make the device to exit from duty-over condition, and as a result, the output voltage drops.
Both cases show that the current limit is depending on the input voltage and load current. Careful consideration is required when applying a heavy load while the input voltage is low. The following graph shows the relation between input voltage and load current.

If the BST voltage between BST and LX drops extremely, the device forcibly turns off the switching to charge the BST voltage. This may occur when $\mathrm{V}_{\text {IN }}$ is 4.5 V or less and it may affect the output voltage ripple. Also, if $\mathrm{V}_{\mathrm{IN}}$ is less than 4.5 V and UVD is detected as the output voltage decreases, the hiccup-type overcurrent protection may work due to the protection function inside the IC.


Vout $=3.3$ V Setting
R1275S Output Current vs Input Voltage

## Output Voltage Setting

The output voltage (Vout) can be set by adjustable values of $\mathrm{R}_{\text {top }}$ and $\mathrm{R}_{\text {вот. }}$. The value of $\mathrm{V}_{\text {out }}$ can be calculated by Equation 1 :
$V_{\text {OUT }}=V_{F B} \times\left(R_{\text {TOP }}+R_{\text {BOT }}\right) / R_{\text {BOT }}$
Equation 1

For example, when setting Vout $=3.3 \mathrm{~V}$ and setting Rвот $=39 \mathrm{k} \Omega$, Rтор can be calculated by substituting them to Equation 1 . As a result of the expanding Equation 2, R Rop can be set to $162 \mathrm{k} \Omega$. To make $162 \mathrm{k} \Omega$ with using the E24 type resistors, the connecting use of $160 \mathrm{k} \Omega$ and $2 \mathrm{k} \Omega$ resistors in series is required. If the tolerance level of the set output voltage is wide, using a resistor of $160 \mathrm{k} \Omega$ to $\mathrm{R}_{\text {Top }}$ can reduce the number of components.

```
R
    = 162 k\Omega
Equation 2
```


## Oscillator Frequency Setting

Connecting a 14-k $\Omega$ (Typ.) oscillation frequency setting resistor ( $R_{R T}$ ) between the RT pin and GND can control the oscillation frequency to 2 MHz . The following equation can calculate the variation in resistance of oscillator frequencies. To reduce the variation of oscillator frequencies, it is recommended that a $\pm 1 \%$ or less $R_{R t}$ be used. For the SSCG type (R1275S003C), an up-spreading modulation is used (Typ. +8\%).


## R1275S

No. EA-370-201203

## Soft-start Adjustment

The soft-start time is a time between a rising edge ("High" level) of the CE pin and the timing when the output voltage reaches the set output voltage. Connecting a capacitor (Css) to the CSS pin can adjust the soft-start time (tss) - provided the internal soft-start time of $500 \mu \mathrm{~s}$ (Typ.) as a lower limit. The adjustable soft-start time (tss2) is 1.6 ms (Typ.) when connecting an external capacitor of 4.7 nF with the charging current of $2.0 \mu \mathrm{~A}$ (Typ.) and 0.64 V (Typ.). If not required to adjust the soft-start time, set the CSS pin to "Open" to enable the internal soft-start time (tss1) of $500 \mu \mathrm{~s}$ (Typ.). When a large-capacitance output capacitor is connected, the overcurrent protection may work due to an inflow of large current at startup. Thus, set a longer soft start time to reduce the amount of current and prevent from operating the protections due to the rapid startup

Each of soft-start time (tss1/ tss2) is guaranteed under the conditions described in the chapter of "Electrical Characteristics".

$\mathrm{C}_{\mathrm{ss}}[\mathrm{nF}]=\left(\mathrm{t}_{\mathrm{ss}}-\mathrm{t}_{\mathrm{vo}}\right.$ _s $) / 0.64 \times 2.0$ $\mathrm{t}_{\mathrm{ss}}$ : Soft-start time (ms)
tvo_s: Time period from
CE = "High" to VOUT's rising (Typ. 0.160 ms$)$

Soft-start Time Adjustment Capacitor vs Soft-start Time


Soft-start Sequence

## Reverse Current Limit

The reverse current limit start operating when the reverse current flowing through the low-side transistor exceeds the set reverse current threshold. It turns off the low-side transistor to control the reverse current. The reverse current limit is 2 A (Typ.). This function operates when the output voltage is pulled up more than the set output voltage due to short-circuiting.

## SSCG (Spread Spectrum Clock Generator)

The SSCG function works for EMI reduction at the PWM mode. This function is enabled in the R1275S003C. This function make EMI waveforms decrease in amplitude to generate a ramp waveform within approximately $+8.0 \%$ (Typ.) of the oscillator frequency (fosc). The modulation cycle is fosc / 128. SSCG is enabled only when MODE $=$ High. SSCG is not effective when a clock is externally applied. The oscillator frequencies are not modulated during the soft-start.

## Bad Frequency Protection (BADFREQ)

If a current equivalent to 4 MHz (Typ.) or more or 125 kHz (Typ.) or less is applied to the RT pin when the oscillator frequency setting resistor $\left(R_{R T}\right)$ of the RT pin is in open / short, the R1275S will stop switching to protect the IC and will cause the internal state to transition to its state before the soft-start. The R1275S will restart under the normal control from the state of soft-start when recover after the abnormal condition.


BADFREQ Detection/ Release Sequence

## R1275S

No. EA-370-201203

## Forced PWM Mode

The R1275S goes into the forced PWM mode by setting the MODE pin high or applying the external clock to the MODE pin. The forced PWM mode operates at fixed switching frequency even during the light load in order to reduce noise. Therefore, when the output current (lout) is less than $\Delta I_{L} / 2$, ILmin becomes less than "0".


Forced PWM Mode

## APPLICATION INFORMATION



R1275S Typical Application Circuit

Recommended Values

| Vout | $\mathrm{C}_{\mathrm{IN}}$ [ $\mu \mathrm{F}$ ] | $\begin{gathered} \mathrm{L} \\ {[\mu \mathrm{H}]} \end{gathered}$ | Cout [ $\mu \mathrm{F}$ ] | $\mathrm{C}_{\text {bst }}$ [ $\mu \mathrm{F}$ ] | Cvcc [ $\mu \mathrm{F}$ ] | CspD [pF] | $\begin{aligned} & \mathrm{R}_{\text {TOP }} \\ & {[\mathrm{k} \Omega]} \\ & \hline \end{aligned}$ | Rвот <br> $[k \Omega]$ | $\begin{gathered} \mathrm{R}_{\mathrm{RT}} \\ {[\mathrm{k} \Omega]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Rc} \\ {[\mathrm{k} \Omega]} \end{gathered}$ | $\begin{gathered} \mathrm{Cc} \\ {[\mathrm{nF}]} \end{gathered}$ | $\mathrm{C}_{\mathrm{c} 2}$ [pF] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 V | $\begin{gathered} 21 \\ (10 \times 2+1) \end{gathered}$ | 2.2 | $\begin{gathered} 48.7 \\ (22 \times 2+4.7) \end{gathered}$ | 0.1 | 1.0 | 10 | $\begin{gathered} 162 \\ (150+12) \end{gathered}$ | 39 | 14 | 8.2 | 4.7 | - |
| 5.0 V | $\begin{gathered} 21 \\ (10 \times 2+1) \end{gathered}$ | 2.2 | $\begin{gathered} 48.7 \\ (22 \times 2+4.7) \\ \hline \end{gathered}$ | 0.1 | 1.0 | 10 | $\begin{gathered} 267 \\ (220+47) \\ \hline \end{gathered}$ | 39 | 14 | 12 | 4.7 | - |

It is recommended to set $1 \mathrm{k} \Omega$ or higher for $R_{C E}$ and between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ for $R_{\text {PG }}$.

| Recommended Parts |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Capacitance | Specification | Parts Name |
| $\mathrm{CIN}_{\text {IN }}$ | $1.0 \mu \mathrm{~F}$ | $50 \mathrm{~V}, 125^{\circ} \mathrm{C}$ | CGA4J3X7R1H105K (TDK) |
|  | $10 \mu \mathrm{~F}$ | $50 \mathrm{~V}, 125^{\circ} \mathrm{C}$ | CGA6P3X7S1H106K (TDK) |
| Cout | $4.7 \mu \mathrm{~F}$ | $25 \mathrm{~V}, 125^{\circ} \mathrm{C}$ | CGA5L1X7R1E475K (TDK) |
|  | $22 \mu \mathrm{~F}$ | $16 \mathrm{~V}, 125^{\circ} \mathrm{C}$ | CGA6P1X7R1C226M (TDK) |
| $\mathrm{C}_{\text {BST }}$ | $0.1 \mu \mathrm{~F}$ | $25 \mathrm{~V}, 125^{\circ} \mathrm{C}$ | CGA3E2X7R1E104K (TDK) |
| Cvcc | $1.0 \mu \mathrm{~F}$ | $16 \mathrm{~V}, 125^{\circ} \mathrm{C}$ | CGA3E1X7R1C105K (TDK) |
|  |  |  |  |
| Symbol | Inductance | Specification | Parts Name |
| L | $2.2 \mu \mathrm{H}$ | 5.5 A | CLF7045NIT-2R2-D (TDK) |

${ }^{(1)}$ Connecting a Schottky barrier diode between LX and GND can reduce the LX noise and improve the efficiency.

## R1275S

No. EA-370-201203

## Precautions for Selecting External Components

## Inductor

- Choose an inductor that has small DC resistance, has sufficient allowable current and is hard to cause magnetic saturation. The inductance value must be determined with consideration of load current under the actual condition. If the inductance value of an inductor is extremely small, the peak current of LX may increase along with the load current. As a result, the current limit circuit may start to operate when the peak current of $L X$ reaches to " $L X$ limit current".


## Capacitor

- Choose a capacitor that has a sufficient margin to the drive voltage ratings with consideration of the DC bias characteristics and the temperature characteristics.
- Ceramic capacitors are recommended for the input capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ) and the output capacitor (Cout). The combined use of a ceramic capacitor and an electrolyte capacitor is recommended. Especially, choose the electrolyte capacitor with the lowest possible ESR with consideration of the allowable ripple current rating (l $\mathrm{l}_{\mathrm{Rms}}$ ). I $\mathrm{I}_{\mathrm{Rms}}$ can be calculated by the following equation.

$$
I_{\text {RMS }} \fallingdotseq \text { lout } / V_{\text {IN }} \times \sqrt{ }\left\{V_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)\right\}
$$

The electrolyte capacitor has a characteristic of increasing ESR when it is at a low temperature, so careful consideration is required on the phase characteristics in case of using an electrolyte capacitor for Cout.

## TECHNICAL NOTES

The performance of a power source circuit using this device is highly dependent on a peripheral circuit. A peripheral component or the device mounted on PCB should not exceed a rated voltage, a rated current or a rated power. When designing a peripheral circuit, please be fully aware of the following points. Refer to $P C B$ Layout below.

- External components must be connected as close as possible to the ICs and make wiring as short as possible. Especially, the capacitor connected in between VIN pin and GND pin must be wiring the shortest. If their impedance is high, internal voltage of the IC may shift by the switching current, and the operating may be unstable. Make the power supply and GND lines sufficient.
- Place a capacitor ( $\mathrm{C}_{\mathrm{BST}}$ ) as close as possible to the LX pin and the BST pin. If controlling slew rate for EMI, a resistor ( $\mathrm{R}_{\mathrm{BST}}$ ) should be in series between the BST pin and the capacitor ( $\mathrm{C}_{\text {BST }}$ ).
- The tab on the bottom of the HSOP-18 package must be connected to GND when mounted on the board. To improve thermal dissipation on the multilayer board, set via to release the heat to the other layer in the connecting part of the tab on the bottom.
- The NC pin must be set to "Open".
- The MODE pin requires the high voltages with the high stability when the forced PWM mode (MODE = "High") is enabled. If the voltage with the high stability cannot be applied, connection to the VCC pin as "High" level is recommended. Avoid the use of the MODE pin being "GND" or "Open".
- If Vout is a minus potential, the setup cannot occur.
- Shorten the wiring between the Lx pin and the inductor so that the parasitic capacitance is not provided.
- It is recommended to place the input capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ) on the same side as the IC. If it is placed on the different side as the IC by using via, the noise may be increased due to the parasitic inductance component of via.
- Feedback the output voltage near the Cout.
- Place Rtop, Rbot, and Cspd near FB pin and mount them at a position apart from the inductor, Lx pin, and BST pin to prevent the effect of noise.

No. EA-370-201203

## PCB LAYOUT

## R1275S003x



## TYPICAL CHARACTERISTICS

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.


## R1275S

No. EA-370-201203


## 8) Efficiency

Vout $=3.3 \mathrm{~V}$, fosc $=2 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


## 9) Load Transient Response

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, fosc $=2 \mathrm{MHz}$,
MODE $=$ High, $\mathrm{Ta}=25^{\circ} \mathrm{C}$


## 7) CE Input Voltage




## 10) Load Regulation



## 11) Input Voltage Transient Response

$\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V}$-> 16 V , $\mathrm{tr}=\mathrm{tf}=100 \mu \mathrm{~s}$
Vout $=3.3 \mathrm{~V}$, fosc $=2 \mathrm{MHz}$, lout $=1 \mathrm{~A}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

13) Transient Voltage Surge
$V_{\text {out }}=3.3 \mathrm{~V}$, fosc $=2 \mathrm{MHz}$
lout $=100 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$



## 12) Line Regulation

Vout $=3.3 \mathrm{~V}$, fosc $=2 \mathrm{MHz}$
lout $=1 \mathrm{~A}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

Measurement Conditions

| Item | Measurement Conditions |
| :--- | :--- |
| Environment | Mounting on Board (Wind Velocity $=0 \mathrm{~m} / \mathrm{s}$ ) |
| Board Material | Glass Cloth Epoxy Plastic (Four-Layer Board) |
| Board Dimensions | $76.2 \mathrm{~mm} \times 114.3 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ |
| Copper Ratio | Outer Layer (First Layer): Less than 95\% of 50 mm Square <br> Inner Layers (Second and Third Layers): Approx. 100\% of 50 mm Square <br> Outer Layer (Fourth Layer): Approx. 100\% of 50 mm Square |
| Through-holes | $\phi 0.3 \mathrm{~mm} \times 21$ pcs |

Measurement Result
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Tjmax}=125^{\circ} \mathrm{C}\right)$

| Item | Measurement Result |
| :--- | :---: |
| Power Dissipation | 3100 mW |
| Thermal Resistance $(\theta \mathrm{ja})$ | $\theta \mathrm{ja}=32^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Characterization Parameter $(\psi \mathrm{j} \mathrm{t})$ | $\psi \mathrm{jt}=8^{\circ} \mathrm{C} / \mathrm{W}$ |

Өja: Junction-to-Ambient Thermal Resistance
$\psi j$ t: Junction-to-Top Thermal Characterization Parameter


Power Dissipation vs. Ambient Temperature


Measurement Board Pattern

## Ver.B



* The tab on the bottom of the package is substrate level (GND). It must be connected to the ground plane on the board.

1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales representatives for the latest information thereon.
2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of Ricoh.
3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under Ricoh's or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. Anti-radiation design is not implemented in the products described in this document.
8. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
9. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
10. There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact Ricoh sales or our distributor before attempting to use AOI.
11. Please contact Ricoh sales representatives should you have any questions or comments concerning the products or the technical information.

Ricoh is committed to reducing the environmental loading materials in electrical devices with a view to contributing to the protection of human health and the environment.
Ricoh has been providing RoHS compliant products since April 1, 2006 and Halogen-free products since April 1, 2012

## RICOH RICOH ELECTRONIC DEVICES CO., LTD.

## Official website <br> https://www.n-redc.co.jp/en/ <br> Contact us <br> https://www.n-redc.co.jp/en/buy/

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:
Click to view products by Nisshinbo manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G MP3416GJ-P MP5461GC-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+ MAX20406AFOD/VY+ MAX20408AFOC/VY+


[^0]:    ${ }^{(1)}$ The pins with the same name should be connected together.
    ${ }^{(2)}$ This pin should be used with High or with external clock input.

[^1]:    ${ }^{(1)}$ It should not exceed $\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}$.
    ${ }^{(2)}$ It should not exceed $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$.
    ${ }^{(3)}$ Refer to POWER DISSIPATION for detailed information.

