

### 2 to 5 Serial Cell Li-Ion / Li-Polymer Battery Protection IC for Secondary Protection

NO.EA-267-201201

## OUTLINES

The R5434D is an overcharge protection IC for 2 to 5 serial Li-ion/Li-polymer secondary battery. When an overcharge is detected, after the IC internally fixed delay time, the output of COUT becomes "H". After detecting the overcharge, when the cell voltage becomes lower than the overcharge release voltage, the overcharge state is released.

By forcing VDD+3.0V or more to the CTLC pin, the test time of protection circuit board can be shortened, and overcharge delay time becomes about 1/30. The output type is CMOS.

## FEATURES

- Manufactured with High Voltage Tolerant Process  
Absolute Maximum Rating ..... 30V
- Low Supply Current  
Cell Voltage 3.9V, for 5-cell ..... Typ. 3.0 $\mu$ A
- High-accuracy Detector Threshold  
Overcharge Detector .....  $\pm 25$ mV (Ta=25°C)
- Variety of Detector Threshold  
Overcharge Detector Threshold ( $V_{DET1n}^{(1)}$ ) ..... 3.6V - 4.6V (in 5mV step)  
Overcharge Release Voltage ( $V_{REL1n}^{(1)}$ ) .....  $V_{DET1n} - 0.1$ V to  $V_{DET1n} - 0.4$ V (in 50mV steps)  
Overcharge Detector Output Delay ..... Typ. 1.5s  
Overcharge Released Condition ..... Voltage Released Type
- 2 to 5 Cells Selectable Protection
- COUT Output (CMOS Output, Active-high) ..... Typ. 3.7V  
("Low" at normal times, "High" at detecting times)
- Overcharge Delay Time Shortening Function with CTLC pin  
VDD+3.0V or more ..... 1sec to about 1/30  
2.0V to VDD-2.0V ..... about 4ms.
- Small Package ..... SON-8

## APPLICATIONS

- Li-ion or Li-polymer Battery Protection

<sup>(1)</sup>  $V_{DET1n}, V_{REL1n}$  : n = 1, 2, 3, 4, 5

## SELECTION GUIDE

The overcharge and the delay time are user-selectable options.

### Selection Guide

Product Name	Package	Quantity per Reel	Pb Free	Halogen Free
R5434Dxxx\$*-TR -FE	SON-8	3,000 pcs	Yes	Yes

xxx: Specify the combination of the overcharge detector threshold ( $V_{DET1n}$ ) and the overcharge release voltage ( $V_{REL1n}$ )<sup>(1)</sup>.

$V_{DET1n}$ <sup>(2)</sup>: 3.6 V to 4.6 V in 5 mV step

$V_{REL1n}$ <sup>(2)</sup>:  $V_{DET1n} - 0.1$  V to  $V_{DET1n} - 0.4$  V in 50 mV step

\$: Specify the delay time option.

A: Overcharge Detection Delay Time ( $t_{VDET1}$ ) : 1.5s

\*: Specify the overcharge release option.

A: Voltage Released Type

### Product Code List


The product code is determined by the combination of the set output voltage (overcharge detection voltage:  $V_{DET1n}$ , overcharge release voltage:  $V_{REL1n}$ ), the delay time (overcharge detection delay time:  $t_{VDET1}$ ), and the overcharge release options.

Product Code	Set Voltages [V]		Overcharge Detection Delay Time [s]	Overcharge Released Type
	$V_{DET1n}$	$V_{REL1n}$	$t_{VDET1}$	
R5434D401AA	4.300	4.000	1.5	Voltage Release
R5434D402AA	4.220	4.120	1.5	Voltage Release
R5434D403AA	4.250	4.000	1.5	Voltage Release
R5434D404AA	4.350	4.050	1.5	Voltage Release
R5434D405AA	3.825	3.575	1.5	Voltage Release
R5434D406AA	4.220	3.820	1.5	Voltage Release
R5434D407AA	4.250	4.200	1.5	Voltage Release

<sup>(1)</sup> Refer to *Product Code Table* for details.


<sup>(2)</sup>  $V_{DET1n}, V_{REL1n}$ :  $n = 1, 2, 3, 4, 5$

### BLOCK DIAGRAM



R5434DxxxAA Block Diagram

## PIN DESCRIPTION



Pin No.	Symbol	Description
1	VC5	Positive terminal pin for Cell-5
2	VC4	Positive terminal pin for Cell-4
3	VC3	Positive terminal Pin for Cell-3
4	VC2	Positive terminal pin for Cell-2
5	VDD	VDD pin, positive terminal pin for Cell-1
6	CTL C	COU T control pin / Output delay time shortening pin
7	COU T	Output pin of overcharge detection, CMOS output
8	VSS	VSS pin. Ground pin for the IC

\* The tab suspended leads are connected to the GND level. Do not short or wire those parts to other voltage level parts.

## ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C, V<sub>SS</sub> = 0V)

Symbol	Item	Ratings	Unit
V <sub>DD</sub>	Supply voltage (Positive terminal pin voltage of Cell-1)	-0.3 to 30 V <sub>C2</sub> -0.3 to V <sub>C2</sub> +6.5	V
V <sub>C2</sub>	Positive input pin voltage for Cell-2	V <sub>C3</sub> -0.3 to V <sub>C3</sub> +6.5	V
V <sub>C3</sub>	Positive input pin voltage for Cell-3	V <sub>C4</sub> -0.3 to V <sub>C4</sub> +6.5	
V <sub>C4</sub>	Positive input pin voltage for Cell-4	V <sub>C5</sub> -0.3 to V <sub>C5</sub> +6.5	
V <sub>C5</sub>	Positive input pin voltage for Cell-5	-0.3 to 6.5	
V <sub>CTL</sub>	CTL pin voltage	-0.3 to 30	
V <sub>CO</sub>	CO pin output voltage	-0.3 to V <sub>OH1</sub> +0.3	V
P <sub>D</sub>	Power Dissipation <sup>(1)</sup>	Refer to Appendix "Power Dissipation".	
T <sub>j</sub>	Junction Temperature Range	-40 to 125	°C
T <sub>stg</sub>	Storage Temperature Range	-55 to 125	°C

### ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause permanent damage and may degrade the lifetime and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings is not assured.

## RECOMMENDED OPERATING CONDITION

Symbol	Item	Rating	Unit
V <sub>DD</sub>	Operating Input Voltage	4.0 to 25	V
T <sub>a</sub>	Operating Temperature Range	-40 to 85	°C

### RECOMMENDED OPERATING CONDITIONS

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

<sup>(1)</sup> Refer to *POWER DISSIPATION* in *SUPPLEMENTARY ITEMS* for detail information.

## ELECTRICAL CHARACTERISTICS

$V_{CELLn}$  = CELLn (Ex.  $V_{CELL1}$  is a voltage difference between VDD and VC2), n = 1, 2, 3, 4, 5, unless otherwise noted. The specifications surrounded by   are guaranteed by Design Engineering at  $0^{\circ}\text{C} \leq T_a \leq 60^{\circ}\text{C}$ .


### R5434DxxxAA Electrical Characteristics

(Ta = 25°C)

Symbol	Item	Conditions	Min.	Typ.	Max.	Unit	Circuit (1)
$V_{DET1n}$	CELLn Overcharge Detection Threshold	Detect rising edge of supply voltage (25°C)	$V_{DET1n}$ -0.025V	$V_{DET1n}$	$V_{DET1n}$ +0.025V	V	A
		Detect rising edge of supply voltage (0 to 60°C)	<span style="border: 1px solid black; padding: 0 2px;"><math>V_{DET1n}</math></span> <span style="border: 1px solid black; padding: 0 2px;">-0.030V</span>	$V_{DET1n}$	<span style="border: 1px solid black; padding: 0 2px;"><math>V_{DET1n}</math></span> <span style="border: 1px solid black; padding: 0 2px;">+0.030V</span>		
$V_{REL1n}$	CELLn Overcharge Release Voltage	Detect falling edge of supply voltage	$V_{REL1n}$ -0.050V	$V_{REL1n}$	$V_{REL1n}$ +0.050V	V	A
$t_{VDET1}$	Overcharge Detection Delay Time	$V_{CELLn}=3.5\text{V}$ (n=2,3,4,5), $V_{CELL1}=3.5\text{V}$ to 4.5V,	1.05	1.50	1.95	s	B
$t_{VREL1}$	Overcharge Release Delay Time	$V_{CELLn}=3.5\text{V}$ (n=2,3,4,5), $V_{CELL1}=4.5\text{V}$ to 3.5V,	11	16	21	ms	B
$t_{VDTR1}$	Overcharge Detection Timer Reset Delay Time	$V_{CELLn}=V_{DET1n}+0.050\text{V}$ to $V_{REL1n}-0.100\text{V}$ to $V_{DET1n}+0.050\text{V}$ to $V_{REL1n}-0.100\text{V}$	8	16	24	ms	B
$V_{IH-1}$	CTLC Pin "High1" Input Voltage		$V_{DD}$ -0.7V		$V_{DD}$ +0.3V	V	C
$V_{IH-2}$	CILC Pin "High2" Input Voltage		$V_{DD}$ +3.0V			V	C
$V_{IM}$	CTLC Pin "Middle" Input Voltage	$V_{DD} \geq 4\text{V}$	2.0		$V_{DD}$ -2.0V	V	C
$V_{IL}$	CTLC Pin "Low" Input Voltage	$V_{DD} \geq 4\text{V}$	$V_{SS}$ -0.3V		0.5	V	D
$V_{OL}$	COU T Nch. ON Voltage	$I_{OL}=50\mu\text{A}$ , $V_{CELLn}= 3.5\text{V}$ , CTLC= VDD		0.1	0.5	V	E
$V_{OH1}$	COU T Pch. ON Voltage1 (at no load)	$I_{OH} = 0\mu\text{A}$ , $V_{CELLn} = 3.5\text{V}$ , CTLC= VSS	3.0	3.7	4.5	V	F
$V_{OH}$	COU T Pch. ON Voltage	$I_{OH}= -50\mu\text{A}$ , $V_{CELLn} = 3.5\text{V}$ , CTLC= VSS	$V_{OH1}$ -0.5V	$V_{OH1}$ -0.1V		V	G
$I_{SS}$	Supply Current	$V_{CELLn}=3.9\text{V}$		3.0	7.0	$\mu\text{A}$	H

(1) Refer to TEST CIRCUITS for detail information.

TEST CIRCUITS



## **THEORY OF OPERATION**


### **Overcharge Detectors, $V_{DET1n}$ (n=1, 2, 3, 4, 5)**

While the cells are charged, the voltage between VDD pin and VC2 pin (voltage of the Cell-1), the voltage between VC2 pin and VC3 pin (voltage of the Cell-2), the voltage between VC3 pin and VC4 pin (voltage of the Cell-3), the voltage between VC4 pin and VC5 pin (voltage of the Cell-4), and the voltage between VC5 and VSS pin (voltage of the Cell-5) are supervised. If at least one of the cells' voltage becomes equal or more than the overcharge detection voltage, the overcharge is detected, and an external charge control Nch. FET turns ON with COUT pin being at "H" level and by cutting off a fuse on the charger path, and the charge operation stops.

To reset the overcharge and make the COUT pin level to "Low" again after detecting overcharge, in such conditions that a time when all the cells' voltages are down to a level lower than overcharge release voltage. Internal fixed output delay times for overcharge detection, overcharge detector timer reset, release from overcharge exist. Even if one of voltage of the cells keeps its level more than the overcharge detection voltage, and output delay time passes, overcharge voltage is detected. If all the cell voltages become lower than the overcharge detection voltage within the overcharge detection delay time by noise or other reasons, the time period is less than overcharge detector timer reset output delay time, the overcharge delay time is accumulated and maintained, and the accumulated delay time reaches the overcharge delay time, the overcharge is detected. After detecting overcharge, even if all the cell voltages become equal or less than the release voltage from overcharge, if at least one of the cells voltage becomes higher than the release voltage from overcharge within the overcharge release delay time from overcharge, then overcharge is not released.

The output type of the COUT pin is a CMOS output between VSS and the built-in regulator, and "High" level of COUT pin is the output voltage of the built-in regulator.





Overcharge Operation Timing Chart

### Delay Shortening (DS) Function

The COUT pin is forcibly set to "High" output with applying the VSS level voltage to the CTLC pin.

By applying VDD+3.0V or more voltage to the CTLC pin, the overcharge detect and release delay times can be shorten into approximately 1/30. (DS mode 1)

By applying the voltage in the range from 2.0V to VDD-2.0V to CTLC pin, the overcharge detect delay time can be shorten into approximately 4ms. (DS mode 2)

The CTLC pin has internally the input delay time (approximately 1ms).

**Table. CTLC Pin Input Conditions and IC's Operating Conditions ( $V_{DD} \geq 4.0\text{ V}$ )**

Input Conditions to CTLC Pin	IC Operating Conditions
V <sub>DD</sub> +3.0V or more	DS mode 1
V <sub>DD</sub> -0.8V to V <sub>DD</sub> +0.3V	Normal operation
2.0V to V <sub>DD</sub> -2.0V	DS mode 2
V <sub>SS</sub> -0.3V to 0.5V	COUT output "H"
Open	Indefinite

### Setting for 2 to 4 Cell Protection

By short-circuiting between cells, the R5434D can meet as a protection IC for 2, 3, or 4 cells placed in series.


The following table indicates pins to short-circuit to VSS depending on protected cells.

Protected Cells	Pins to Short-circuit to VSS
2-cell protection	VC3, VC4, and VC5 pins
3-cell protection	VC4 and VC5 pins
4-cell protection	VC5 pin


If providing other connections except above short-circuit for 2, 3, or 4 cells protection, perform thorough evaluation using the actual devices.

# TYPICAL APPLICATIONS


## Typical Application Circuits




5-cell Protection Circuit



4-cell Protection Circuit



3-cell Protection Circuit



2-cell Protection Circuit

**External Components**

Symbol	Min.	Typ.	Max.	Unit
R1 / R2 / R3 / R4 / R5	330	330	1000	$\Omega$
C1 / C2 / C3 / C4 / C5	0.01	0.1	1	$\mu\text{F}$

**Technical Notes on Selection Components**

- The voltage fluctuation is stabilized with R1 to R5 and C1 to C5. If a R1 to R5 is too large, by the conduction current at detection, the detector threshold may shift higher. Therefore, the appropriate value range of R1 to R5 is equal or less than  $1\text{k}\Omega$ . To make a stable operation of the IC, the appropriate value range of C1 to C5 is  $0.01\mu\text{F}$  or more.
- The typical application circuit diagrams are just examples. This circuit performance largely depends on the PCB layout and external components. In the actual application, fully evaluation is necessary.
- Overvoltage and the over current beyond the absolute maximum rating should not be forced to the protection IC and external components. During the time until the fuse is open after detecting overcharge, a large current may flow through the FET. Select an FET with large enough current capacity in order to endure the large current.
- To connect the SC protector, connect the SC protector to the cell must be the last.

**Contact Information for Inquiries regarding SC PROTECTOR**

Dexerials Corporation (Sony Chemical &amp; Information Device Company Ltd.)

Gate-city Osaki East Tower 8F, 1-11-2 Osaki, Shinagawa, Tokyo, 141-0032


TEL: 03-5435-3946

URL: <http://www.dexerials.jp>


## TYPICAL CHARACTERISTICS

### Vs. Temperature


#### 1) CELL<sub>n</sub> Overcharge Detector Threshold vs. Temperature




#### 2) CELL<sub>n</sub> Overcharge Release Voltage vs. Temperature




#### 3) Overcharge Detection Delay Time vs. Temperature




#### 4) Overcharge Release Delay Time vs. Temperature




5) Timer Reset Delay Time vs. Temperature




6) COUT Nch. ON Voltage vs. Temperature




7) COUT Pch. ON Voltage vs. Temperature (at No Load)



8) COUT Pch. ON Voltage vs. Temperature



9) Supply Current vs. Temperature




**Output Delay Time vs. Supply Voltage (V<sub>DD</sub>) Dependence**

**1) Overcharge Detection Delay Time vs. V<sub>DD</sub>**

**R5434D401AA**


V<sub>CELL1</sub>=0.4V, 1.6V, 2.4V, 3.2V, 4.0V→4.5V





**2) Overcharge Release Delay Time vs. V<sub>DD</sub>**

**R5434D401AA**

V<sub>CELL1</sub>=0.4V, 1.6V, 2.4, 3.2V, 4.0V→4.5V





**Supply Current vs. V<sub>DD</sub> (for 5 Cells Protection)**





**Vs. External Resister dependence**

**Overcharge Detection Voltage / Overcharge Release Voltage vs. R1**



Test Circuit

The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following conditions are used in this measurement.


**Measurement Conditions**

	<b>Standard Test Land Pattern</b>
Environment	Mounting on Board (Wind Velocity = 0 m/s)
Board Material	Glass Cloth Epoxy Plastic (Double-Sided Board)
Board Dimensions	40 mm × 40 mm × 1.6 mm
Copper Ratio	Top Side: Approx. 50% Bottom Side: Approx. 50%
Through-holes	φ 0.5 mm × 44 pcs


**Measurement Result**

(Ta = 25°C, Tjmax = 125°C)

	<b>Standard Test Land Pattern</b>	<b>Free Air</b>
Power Dissipation	480 mW	300 mW
Thermal Resistance	$q_{ja} = (125 - 25^\circ\text{C}) / 0.48 \text{ W} = 208^\circ\text{C/W}$	333 $^\circ\text{C/W}$




**Power Dissipation vs. Ambient Temperature**



○ IC Mount Area (mm)

**Measurement Board Pattern**



SON-8-18 Package Dimensions (Unit: mm)

\* The tab suspension leads on the bottom of the package is substrate level (GND). It is recommended that the tab suspension leads be connected to the ground plane on the board, or otherwise be left floating. Also, the tab suspension leads should not connect to other wires or land patterns.



1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales representatives for the latest information thereon.
2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of Ricoh.
3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under Ricoh's or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. Anti-radiation design is not implemented in the products described in this document.
8. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
9. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
10. There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact Ricoh sales or our distributor before attempting to use AOI.
11. Please contact Ricoh sales representatives should you have any questions or comments concerning the products or the technical information.



**Ricoh is committed to reducing the environmental loading materials in electrical devices with a view to contributing to the protection of human health and the environment.**

Ricoh has been providing RoHS compliant products since April 1, 2006 and Halogen-free products since April 1, 2012.


**RICOH** RICOH ELECTRONIC DEVICES CO., LTD.

**Official website**

<https://www.n-redc.co.jp/en/>

**Contact us**

<https://www.n-redc.co.jp/en/buy/>



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Battery Management](#) category:*

*Click to view products by [Nisshinbo](#) manufacturer:*

Other Similar products are found below :

[MP26121DQ-LF-P](#) [NCP1855FCCT1G](#) [FAN54063UCX](#) [LC05132C01NMTTTG](#) [SN2040DSQR](#) [ME4075AM5G](#) [AP5054HTCER](#) [TC2120-NB](#) [XPD977B](#) [XPD977B18](#) [4056H](#) [DW01](#) [DW06](#) [CM1002-UD](#) [CM1002-W](#) [CM1002-X](#) [CM1002-Y](#) [CM1006-B](#) [CM1006-Q](#) [CM1006-WB](#) [CM1006-LCD](#) [CM1006-LBD](#) [CM1006-WF](#) [CM1006-LF](#) [CM1006-WG](#) [CM1006-WH](#) [CM1006-LG](#) [CM1003-S02BD](#) [CM1003-S09EA](#) [CM1003-S10ED](#) [CM1003-S11ED](#) [CM1003-S12BC](#) [CM1003-S13CC](#) [CM1003-S24BC](#) [CM1003-S26BC](#) [CM1003-WAD](#) [CM1003-BBD](#) [CM1003-BFD](#) [CM1003-BND](#) [CM1003-BLD](#) [CM1003-DAD](#) [CM1003-BMD](#) [CM1003-BPD](#) [CM1003-BKD](#) [CM1003-BAE](#) [CM1003-BHE](#) [CM1102B-FF](#) [CM1102B-FD](#) [CM1102B-GD](#) [CM1112-DAE](#)