POWER MANAGEMENT SYSTEM DEVICE

RN5T568 Series

Datasheet

Version.1.00

2020.02.05



1. Outline

This IC is the power management IC for GPS-PND/STB/POS/Panel Computer and so on. It integrates four high-efficiency step-down DCDC converters, seven low dropout regulators, power control logic, I2C-Bus Interface, voltage detections, thermal shut-down, etc.

2. Features

- System
 - √ I2C-Bus interface @3.4MHz and 400kHz
 - ✓ Detector function (System/IO, UVLO, DETVSB)
 - ✓ Thermal shutdown function
 - ✓ Watchdog timer
 - ✓ Power on key input for System's power up
 - ✓ Power on reset output for CPU
 - ✓ Flexible power-on/off sequence by OTP
 - Flexible DCDCx and LDOx default-on/off control by OTP
- •High Efficiency Step-down DC/DC Converters

✓	DC/DC1	0.6-3.5V	Max. 3000mA
\checkmark	DC/DC2	0.6-3.5V	Max. 3000mA
✓	DC/DC3	0.6-3.5V	Max. 2000mA
\checkmark	DC/DC4	0.6-3.5V	Max. 2000mA

- ✓ Soft-start circuit
- Low Drop Voltage Regulators

\checkmark	LDO1	0.9-3.5V	Max. 300mA
\checkmark	LDO2	0.9-3.5V	Max. 300mA
✓	LDO3	0.6-3.5V	Max. 300mA
\checkmark	LDO4	0.9-3.5V	Max. 200mA
\checkmark	LDO5	0.9-3.5V	Max. 200mA

- ✓ LDORTC1 1.2-3.5V Max. 30mA (Always-on, For coin battery)
- ✓ LDORTC2 0.9-3.5V Max. 10mA (Always-on)
- ✓ Overcurrent Protection and Short circuit Protection.
- •4ch-GPIO
 - ✓ Supports interrupt function (level/edge) for input signals
 - ✓ Outputs power-on signal for external devices
 - ✓ Power on/off input for System's power up/down
 - ✓ DCDCx and LDOx can be controlled by external input
 - ✓ GPIO2 can output LDORTC2
 - ✓ GPIO0 and GPIO1 have maximum 15mA sink for LED.
 - ✓ GPIOx have Output C32KOUT of internal clock for external devices.
- Interrupt Controller (INTC)
- Package QFN0707-48 (0.5mm pitch)
- Process CMOS

3. Block Diagram




Fig. 3-1 Block Diagram

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Exposure to the condition exceeded absolute maximum ratings may cause the permanent damages and affect the reliability and safety of both device and systems using the device. The functional operations cannot be guaranteed beyond specified values in the recommended conditions.

Symbol	Parameter	Condition	Min.	Max.	Unit				
V _{PS1}	Power Supply Voltage 1	VINP1-4 and VINL1-3 pins	-0.3	6.0	V				
V_{PS2}	Power Supply Voltage 2	VDDIO pin	-0.3	4.5	V				
		PWRON and SLEEP pins	-0.3	VINL1 + 0.3	V				
		SDA and SCL pins	-0.3	4.5	V				
VINPUT	Input Voltage Range	GPIO0-1 pins	-0.3	VINL1 + 0.3 / VDDIO + 0.3	V				
		GPIO2-3 pins	-0.3	VINL1 + 0.3	V				
	Output Voltage Range	RESETO, INTB and GPIO2-3 pins	-0.3	VINL1 + 0.3	V				
Vоитрит		GPIO0-1 pins	-0.3	VINL1 + 0.3 / VDDIO + 0.3	V				
		DETVSB pin	-0.3	VSB (1)+ 0.3	V				
Tstg	Storage Temperature		-55	125	°C				
P _D	Package Dissipation	Refer to Appendix "Power Dissipation"							

Table 4-1 Absolute Maximum Ratings

4.2 Recommendation of Operating Conditions

Symbol	Parameter	Condition	Min	Тур	Max	Unit
VSYS	Power Supply Voltage	VINP1-4 and VINL1-2 pin (2)	2.7	3.6	5.5	V
VINL	Power Supply Voltage	VINL3 pin (3)	1.7	3.6	5.5	V
VDDIO	Power Supply Voltage	VDDIO pin (VSYS > VDDIO)	1.7	1.8	3.4	V
VSB	Power Supply Voltage	VSB pin	1.45	3.1	3.4	V
GND	Ground	GND		0		V
Ta	Temperature of Operation	-	-40		85	°C

Table 4-2 Recommendation of Operating Conditions

⁽¹⁾ VSB: LDORTC1_Output or Coin Battery

⁽²⁾ VINP1-4 and VINL2 must be equal to VINL1. However, if POWROFF state, VINP1-4 and VINL2 is possible to power-off (Only Parts Mode and then Input pin level must be GND).

⁽³⁾ VINL3 must be less than or equal to VINL1.

4.3 I/O Electrical Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
VINL1 NMC	S Input Pin: PWRON, SLEEP, GPIC	00, GPIO1, GPIO2	., GPI03			
VIL	Low level input voltage				0.4	V
VIH	High level input voltage		1.4		VINL1	V
VINL1 Nch	Open Drain Output Pin: RESETO					
VOL	Low level output voltage	I _{OUT} = 2mA			0.4	V
Vto	Tolerant				VINL1	V
VINL1 CMC	S Input / Output Pin: GPIO0, GPIO1	, GPI02, GPI03	,			
VIL	Low level input voltage				VINL1*0.2	V
VIH	High level input voltage		VINL1*0.8		VINL1	V
VOL	Low level output voltage	$I_{OUT} = 4mA$			0.4	V
VOH	High level output voltage	$I_{OUT} = -4mA$	VINL1-0.4			V
VINL1 Nch	Open Drain Output Pin: INTB, GPIO	0, GPI01, GPI02	, GPIO3			
VOL	Low level output voltage	I _{OUT} = 4mA			0.4	V
Vto	Tolerant				VINL1	V
VINL1 Nch	Open Drain Output Pin: GPIO0, GPI	O1 (for LED)	,			
VOL	Low level output voltage	$I_{OUT} = 15mA$			0.4	V
Vto	Tolerant				VINL1	V
VSB Nch O	pen Drain Output Pin: DETVSB					
VOL	Low level output voltage	$I_{OUT} = 1mA$			0.2	V
Vto	Tolerant				VSB	V
Voutd ⁽¹⁾ Cm	nos Input Pin (Schmitt Input): SCL		•			
VIL	Low level input voltage				VOUTD *0.3	V
VIH	High level input voltage		VOUTD *0.7		3.4	V
ΔVI	Hysteresis		VOUTD *0.1			V
VOUTD(1)	CMOS Input / Output Pin (Schmitt Inp	out / Nch Open Dr	ain Output): SL	DΑ		
VIL	Low level input voltage				VOUTD *0.3	V
VIH	High level input voltage		VOUTD *0.7		3.4	V
ΔVI	Hysteresis		VOUTD *0.1			V
VOL	Low level output voltage	$I_{OUT} = 3mA$			0.4	V
VDDIO CM	OS Input / Output Pin: GPIO0, GPIO	1				
VIL	Low level input voltage				VDDIO*0.2	V
VIH	High level input voltage		VDDIO*0.8		VDDIO	V
VOL	Low level output voltage	I _{OUT} = 4mA			0.4	V
VOH	High level output voltage	$I_{OUT} = -4mA$	VDDIO-0.4			V

Table 4-3 I/O Electrical Characteristics

RICOH ©2014-2020

⁽¹⁾ VOUTD: REGD_Output (1.8 V)

4.4 Consumption Current

Operating Conditions (unless otherwise specified)

Ta = 25 °C, $V_{IN} = 3.6V$, No-load

Symbol	Parameter	Condition	Min	Тур	Max	Unit
Ist	Standby Current	Power-Off		15		μA
IOP	Operating Current	Power-On (1)		350		μA
I _{SLP}	Sleep Current	Sleep (1)		100		μA

Table 4-4 Consumption Current

	Power-Off	Power-On	Sleep
LDO1	_	√	_
LDO2	_	√	_
LDO3	_	√	$\sqrt{}$
LDO4	_	√	V
LDO5	_	√	_
LDORTC1	√	√	V
LDORTC2	_	_	_
VREF	√	√	V
DCDC1	_	√	_
DCDC2	_	√	√ (ECO)
DCDC3	_	_	_
DCDC4	_	_	_
UVLO	√	√	V
VINDET	√	$\sqrt{}$	\checkmark
IODET	\checkmark	\checkmark	$\sqrt{}$
PREVINDET	√	$\sqrt{}$	$\sqrt{}$
VSBDET	√	√	$\sqrt{}$
TSHUT		V	V
REGD	√	√	$\sqrt{}$
Internal Logic			V

Table 4-5 Logic-to-Condition Correlation Table

RICOH ©2014-2020

⁽¹⁾ It is possible to change the enabled LDO/DCDC at Power-On / Sleep. Refer to Logic-to-Condition Correlation in Table 4-5 for details.

5. Pin Description

5.1 Pin Configuration




Fig. 5-1 Pin Configuration

5.2 Pin Description

NO.	Pin Name	Function	I/O (1)	D/A (2)	Reset	State ⁽³⁾	Notes
1	VFB1	DCDC1 output voltage feedback input					
2	GNDP1						
3	GNDP1_2	GND for DCDC1	_	G			
4	LX1						
5	LX1 2	DCDC1 switch output	0	Α			
6	VINP1	Power supply for DCDC	_	Α			
7	VINP2	Power supply for DCDC2	_	Α			
8	LX2	11.					
9	LX2 2	DCDC2 switch output	0	Α			
10	GNDP2	OND (DODG)					
11	GNDP2_2	GND for DCDC2	_	G			
12	VFB2	DCDC2 output voltage feedback input	I/O	Α			
13	VOUT1	LDO1 output	0	Α			
14	VINL2	Power supply for LDO1/2 and DCDC analog	_	Р			
15	VOUT2	LDO2 output	0	Α			
16	VOUT3	LDO3 output	Ō	Α			
17	VINL3	Power supply for LDO3/4/5	_	P			
18	VOUT4	LDO4 output	0	Α			
19	VOUT5	LDO5 output	Ö	Α			
20	GND	GND for logic circuit / analog circuit / IO, etc	_	G			
21	RESETO	Host reset output	0	D	0	Low	NOD
22	INTB	Interrupt request output	Ö	D	Ö	Hi-z	NOD
23	GPIO3	General purpose I/O	I/O	D	(4)	(4)	(4)
24	PWRON	External power on signal input	1	D	1	_	1.4V to VINL1
25	SLEEP	Standby mode control signal input	i	D	i		1.4V to VINL1
26	VFB3	DCDC3 output voltage feedback input	I/O	A	· ·		10 111121
27	GNDP3	GND for DCDC3		G			
28	LX3		_				
29	LX3_2	DCDC3 switch output	0	Α			
30	VINP3	Power supply for DCDC3					
31	VINP4	Power supply for DCDC4	-	Р			
32	LX4	11.					
33	LX4_2	DCDC4 switch output	0	Α			
34	GNDP4	GND for DCDC4	_	G			
35	VFB4	DCDC4 output voltage feedback input	I/O	A			
36	DETVSB	Voltage detection VSB output (Nch Open drain)	0	D	0	_	
37	VINL1	Power supply for LDORTC1/2, VREF, DET, IO, etc	_	P			
38	VSB	LDORTC1 output	0	A			
39	GPIO2(/VSB2)	General purpose I/O	I/O	D	(4)	(4)	(4)
40	VREF	Bypass capacitor connecting pin	0	A			
41	VOUTD	Capacitor connection for built-in regulator	0	A			
42	GND	GND for logic circuit / analog circuit / IO, etc	_	G		1	
43	GPIO0						(4)
44	GPIO1	General purpose I/O	I/O	D	(4)	(4)	(4)
45	VDDIO	Power supply for CPU interface	–	Р			
46	SDA	I ² C-but data input / output	I/O	D	1	_	Schmitt, NOD
47	SCL	I ² C-but data clock input	1,10	D	l i	_	CMOS
	TESTEN	For TEST (Connected to GND)	<u> </u>	D			CMOS Schmitt

Table 5-1 Pin Description

⁽¹⁾ I: Input, O: Output
(2) A: Analog, D: Digital, P: Power, G: Ground
(3) Reset State: RESETO = Low
(4) GP00-GP03: "Input" or "Output" is selectable by OTP. Input / Output type (CMOS or NMOS or Analog or Nch Open Drain Output) is selectable by OTP. Refer to the chapter of GPIO for details.

6. Power Control

This PMU has the power-on/off sequence that can be flexibly set by OTP. The default on/off, timing, and voltage of DCDCx and LDOx are programmable. In addition, GPIO0-GPIO3 pins output the power-on/off signal to external LDO/DCDC by the setting of OTP.

6.1 State Machine Diagram




Fig. 6-1 Power Control State Machine Diagram

6.2 State Machine Description

The state machine will step through the following statuses:

NOSUPPLY

The power supply to VSYS falls below the UVLO detection voltage.

STANDBY

The power supply to VSYS rises above the UVLO recovery voltage, followed by LDORTC1 turns on.

POWEROFF

The power supply to VSYS rises above the VINDET recovery voltage. This PMU is always monitoring the power-on factor, and if the factor is detected, it will start the power-on sequence.

POWERON SEQUENCE

LDO/DCDCs turn on sequentially according to a pre-programmed order by OTP. And RESETO will be pulled up high sequentially if VDDIO pin voltage rises to the recovery voltage. Even if VDDIO pin voltage falls below the IODET detection voltage during POWERON SEQUENCE state, it will change to POWEROFF state.

POWERON

RESETO is pulled up high. CPU can control this PMU through some control pins or I2C Interface. In this state, this PMU is always monitoring the power-off or the repower-on factors.

POWEROFF SEQUENCE

This PMU will change to this state by detecting the power-off factor in POWERON state. In this state, RESETO pin is output low level and all LDO/DCDCs turn off sequentially in reverse order of power-on sequence.

REPOWERON SEQUENCE

This PMU will change to this state by detecting the repower-on factor. RESETO pin is output low level, and all LDO/DCDCs turn off sequentially in reverse order of power-on sequence. After turn-off is completed, repower-on timer starts, and it will change to POWERON SEQUENCE state when repower-on timer expired.

SLEEP ENTRY / EXIT SEQUENCE

This PMU will change to this state by detecting the deep sleep entry/exit factor. LDO/DCDCs turn off/on sequentially and enter or exit SLEEP. Refer to SLEEP ENTRY / EXIT SEQUENCE section.

SLEEP

This PMU will change to this state through SLEEP ENTRY SEQUENCE. In this state, it operates the low power consumption.

Shutdown

If this PMU detects conditions shown below, this PMU will change to NOSUPPLY state or STANDBY state or POWEROFF state regardless of the current state

- Low input voltage under the UVLO detection voltage
- Low input voltage under the VINDET detection voltage
- Low input voltage under the IODET detection voltage

(Shutdown operation is disabled during POWERON/OFF and REPOWERON SEQUENCE.)

- Abnormal temperature
- Over current of DCDCx

(Shutdown operation is disabled during POWERON/OFF SEQUENCE.)

RICOH ©2014-2020 Ver.1.0 Page **10**

6.3 Power-on Sequence

This PMU's power is turned on by detecting the power-on factor at the POWEROFF state. The default settings of the resources as shown below are programmable. The slot duration can be selected in 0.5ms and 2ms by OTP.

[Controllable Resources]

DCDC1-4, LDO1-5, RESETO, PSO0-3(GPIO0-3)

[Power-on Factor]

PWRON (1): High level input more than certain time to PWRON pin.

ON_EXTIN(GPIO*): High input to ON_EXTIN pin.

Note: This PMU powers on/off according to the on/off sequence. The interrupt is output when these pins are asserted. The power-on/off history is stored by the history register.




Fig. 6-2 Power-on Sequence

Note*1: Always On is VREF/REGD. Only LDORTC2 default on/off is programmable by OTP.

LDORTC1 power-on timing is programmable either always-on or power-on sequence on by OTP.

Note*2: Initial values of register can be configured by OTP. (0sec/100us/20ms/128ms/1sec/2sec/3sec)

Note*3: DCDCx/LDOx/GPIOx power-on timing is programmable by OTP. (S0 to S14)

RESETO release timing is programmable by OTP. (S0 to S15)

Selected slot of DCDCx/LDOx/GPIOx must be set before RESETO release slot.

Note*4: RESETO has extra time (0sec/32ms/64ms/128ms) by OTP when it is programmed S15.

⁽¹⁾ PWRON polarity is programmable by OTP.

6.4 Power-Off Sequence

This PMU's power is turn off by detecting the power-off factor at the POWERON or SLEEP state.

[Power-off Factor]

Long power on key press: High level input more than certain time to PWRON pin.

Watchdog timer: The internal watchdog timer expires. <SWPWROFF> register: The CPU writes a dedicated register.

N_OE(GPIO*): High level input more than certain time to N_OE pin.

PSHOLD(GPIO*): Low input to PSHOLD pin.




Fig. 6-3 Power-off Sequence

Note*1: Always On is VREF/REGD. Only LDORTC2 default on/off is programmable by OTP.

LDORTC1 power-on timing is programmable either always-on or power-on sequence on by OTP.

Note*2: This value can be selected by register. (0sec/1sec/2sec/4sec/6sec/8sec/10sec/12sec)

Note*3: The power-off timing reverse order of the power-on sequence.

Selected slot of DCDCx / LDOx / GPIOx must set after RESETO assert slot.

6.5 Sleep Entry / Exit Sequence

This PMU is changed to the SLEEP state by detecting the sleep-entry factor at the PWRON and PWRON SEQUENCE state.

The state change timing of some resources as shown below is programmable.

[Controllable resources]

Active/Sleep Control: DCDC1-4, LDO1-5, PSO0-3(GPIO0-3)

Output Voltage Control: DCDC1-4, LDO1-5

And, this PMU is changed to the PWRON state by detecting the Sleep-exit factor at the SLEEP state. The state change timing of some resources is performed in reverse order of the sleep-entry sequence.

[Sleep-entry factor]

SLEEP: High input to SLEEP pin.

<SLPENT> register: The CPU writes a dedicated register.

[Sleep-exit factor]

SLEEP: Low input to SLEEP pin.

<SLPEXIT> register: The CPU writes a dedicated register.

Sleep Sequence




Fig. 6-4 Sleep Entry / Exit Sequence

This PMU is changed to the PWROFF SEQUENCE state by detecting PWRON long press at the SLEEP state. It is necessary to write the <SLP_TO_OFFSEQ> register in advance. The state change timing of some resources is performed in reverse order of the power-on sequence.




Fig. 6-5 Sleep to Power-off Sequence

Note*1: Always On is VREF/REGD. Only LDORTC2 default on/off is programmable by OTP.

LDORTC1 power-on timing is programmable either always-on or power-on sequence on by OTP.

Note*2: This value can be selected by register. (0sec/1sec/2sec/4sec/6sec/8sec/10sec/12sec)

Note*3: The power-off timing is in reverse order of the power-on sequence.

6.6 Repower-on Sequence

Once the repower-on factor is detected, this PMU executes the power-on sequence after executing the power-off sequence without the power-on factor.

This PMU does not change to POWERON state, when VDDIO pin voltage falls below the IODET detection voltage or repower-on timer is not expired. repower-on timer is selectable 10ms-1s. It is the waiting time for the all regulator's output capacitor to discharge.

[Repower-on Factor]

Long power on key press: High level input more than certain time to PWRON pin.

Watchdog timer: The internal watchdog timer expires. <SWPWROFF> register: The CPU writes a dedicated register.

N_OE(GPIO*): High level input more than certain time to N_OE pin.

HRESET(GPIO*): High level input to HRESET pin.

After power off by detecting HRESET, this PMU repower-on regardless of

setting value of REPWRON bit.

The state transition time from finishing the repower-on sequence to POWERON SEQUENCE state can be controlled by repower-on timer.




Fig. 6-6 Repower-on Sequence

Ver.1.0

Note*1: Always On is VREF/REGD. Only LDORTC2 default on/off is programmable by OTP.

LDORTC1 power-on timing is programmable either always-on or power-on sequence on by OTP.

Note*2: The power-off timing reverse order of the power-on sequence.

Note*3: DCDCx/LDOx/GPIOx power-on timing is programmable by OTP (S0 to S14).

Note*4: RESETO has extra time (0/32/64/128ms) by OTP when it is programmed S15.

6.7 Shutdown Factor

The following factors trigger a shutdown, and each state is transited to NOSUPPLY State/STANDBY State/POWEROFF State.

The transition to POWERON State is enabled when each recovery condition for each shutdown factor is met.

	Shutdown Factor	State of Transition	Recovery Condition from Shutdown
1	UVLO detection	NOSUPPLY	UVLO release
2	VINDET detection	STANDBY	VINDET release
3	Temperature's abnormal detection	POWEROFF	Temperature's normal detection
4	DCDCx current limit detection (1)	POWEROFF	DCDCx current normal detection
5	IODET (VDDIO monitor) detection (2)	POWEROFF	IODET release

Table 6-1 Shutdown Factor & Recovery Condition

6.8 Shutdown Sequence

This PMU is forcibly powered off when the shutdown factor is detected. All LDO/DCDCs are turned off at once. Until the shutdown condition is recovered, this PMU does not accept the power-on factors. For the reset condition of register, refer to the register map.

6.8.1 Shutdown Sequence (VINDET, UVLO)




Fig. 6-7 Shutdown Sequence (VINDET, UVLO detection)

Note*1: Always On is VREF/REGD. Only LDORTC2 default on/off is programmable by OTP. LDORTC1 power-on timing is programmable either always-on or power-on sequence on by OTP.

41

⁽¹⁾ This PMU shuts down if over-current continues for 2ms. Shutdown operation is disabled during POWERON/OFF SEQUENCE.

⁽²⁾ Shutdown operation is disabled during POWERON/OFF SEQUENCE, REPOWERON SEQUENCE.

6.8.2 Shutdown Sequence (Abnormal temperature)




Fig. 6-8 Shutdown Sequence (Abnormal temperature)

Note*1: Always On is VREF/REGD. Only LDORTC2 default on/off is programmable by OTP. LDORTC1 power-on timing is programmable either always-on or power-on sequence on by OTP.

6.8.3 Shutdown Sequence (IODET)




Fig. 6-9 Shutdown Sequence (IODET)

Note*1: Always On is VREF/REGD. Only LDORTC2 default on/off is programmable by OTP.

LDORTC1 power-on timing is programmable either always-on or power-on sequence on by OTP.

Note*2: IODET is invalid when VDDIO is not selected as the power supply of both GPIO0 and GPIO1.

6.8.4 Shutdown Sequence (DCDCx Current Limit Detection)




Fig. 6-10 Shutdown Sequence (DCDC1 current limit detection)

Note*1: Always On is VREF/REGD. Only LDORTC2 default on/off is programmable by OTP. LDORTC1 power-on timing is programmable either always-on or power-on sequence on by OTP.

6.9 Power-on/off History

This PMU has the register which monitors the power-on/off factor. After this PMU powers on, CPU can recognize the power-on factor and power-off factor by reading PONHIS register and POFFHIS register.

The power-on factors as below are stored when the power-on sequence starts:

PWRON / ON_EXTIN(GPIO*) / HRESET(GPIO*)

The power-off /repower-on factors stored when the power-off sequence starts:

Long power on key press / Watchdog / SWPWROFF / N_OE(GPIO*) / PSHOLD(GPIO*) / HRESET(GPIO*)

The shutdown factors as below are stored immediately before the power-off:

TSHUT / VINDET / IODET / DCDC current limit

The repower-on factors as below are stored when the power-off sequence is finished:

Repower-on

6.10 Watchdog Timer Function

This PMU integrates a watchdog timer in order to power off the system when the CPU becomes hung-up. If the CPU does not access the WATCHDOG register until the watchdog timer expired, this PMU output interrupt. And then if the CPU does not clear the interrupt within 1sec, this PMU is transition to POWEROFF SEQUENCE.

A watchdog timer expiring time is programmable from 1 to 128 seconds with a default value of 128 seconds by dedicated register. Software cannot disable a watchdog function except special sample for R&D.

6.11 Power Control Block Interrupt Request

Power control block provides the interrupt requests to INTC block by the following pin input change or the transition state detection:

- PWRON pin input
 - •Outputs the interrupt when PWRON pin input signal changes (See next section). Selectable both-edge/level interrupt type (Default level).
 - Outputs 2nd interrupt after PWRON pin input signal changes (See next section).
 - The interrupt is falling-edge type. If it is not cleared, this PMU powers off.
- Abnormal temperature detection
 - •Outputs the interrupt when overheat detection circuit detects the abnormal temperature. Selectable both-edge/level interrupt type (Default level).
- Watchdog timer overflow
 - •Outputs the interrupt when the watchdog timer expires.
- PREVINDET (Pre detection)
 - •Outputs the interrupt when PREVINDET detects the pre detection voltage.

Selectable both-edge/level interrupt type (Default level).

The initial state of all the interrupt request signals from power control block is disabled. It is necessary to set the interrupt enable bit of each interrupt factor if the interrupt request output to INTC block is permitted. Even if the interrupt output is disabled, CPU can read each interrupt factor by PWRIRQ register.

For the details of interrupt, refer to the interrupt controller (INTC).

6.12 PWRON Long Press Operation

This PMU can output two interrupts by changing the PWRON pin input signal during POWERON state. If CPU does not clear the 2nd interrupt, this PMU changes to the POWEROFF state.

For other detailed operations, refer to the appendix.




Fig. 6-11 PWRON Long Press Operation

6.13 Power-on Signal Output by GPIO0-3

This PMU can output the power-on signal from GPIO0-3 pin. This function is selected by OTP. The signals output by GPIO0-3 are asserted sequentially according to a pre-programmed order by OTP. For example, these signals are used for operating external regulators. On SLEEP Entry / Exit sequence, these signals are programmable by the register.

6.14 Voltage Detector

UVLO

Symbol	Parameter	Condition	MIN	TYP	MAX	Unit
VRELEASE	UVLO Threshold Voltage	VINL1 Voltage Rising		2.30		V
V _{DETECT}	UVLO Threshold Voltage	VINL1 Voltage Falling	-10%	2.20	+10%	V
V _{HYS}	UVLO Hysteresis			100		mV

[•]VINL1 < V_{DETECT}: Transition to NOSUPPLY state.

■ VINDET

Symbol	Parameter	Condition	MIN	TYP	MAX	Unit
V _{RELEASE}	VINDET Threshold Voltage	VINL1 Voltage Rising		2.90		V
V _{DETECT} (1)	VINDET Threshold Voltage	VINL1 Voltage Falling	-3%	2.70	+3%	V
V _{HYS}	VINDET Hysteresis			200		mV

[•]VINL1 < VDETECT : Transition to STANDBY state or NOSUPPLY state.

■ PREVINDET

Symbol	Parameter	Condition	MIN	TYP	MAX	Unit
V _{RELEASE}	PREVINDET Threshold Voltage	VINL1 Voltage Rising		2.85		V
V _{DETECT} (1)	PREVINDET Threshold Voltage	VINL1 Voltage Falling	-3%	2.80	+3%	V
V _{HYS}	PREVINDET Hysteresis			50		mV

[•]VINL1 < VDETECT: Generate interrupt to INTB.

■ IODET

Symbol	Parameter	Condition	MIN	TYP	MAX	Unit
V _{RELEASE}	IODET Threshold Voltage	VDDIO Voltage Rising		1.65		V
V _{DETECT} (1)	IODET Threshold Voltage	VDDIO Voltage Falling	-3%	1.60	+3%	V
V _{HYS}	IODET Hysteresis			50		mV

■ VSBDET

Symbol	Parameter	Condition	MIN	TYP	MAX	Unit
V _{RELEASE}	VSBDET Threshold Voltage	VSB Voltage Rising		2.8		V
V _{DETECT}	VSBDET Threshold Voltage	VSB Voltage Falling	2.13	2.3	2.47	V
V _{HYS}	VSBDET Hysteresis		_	500		mV

After VSB output (LDORTC1) rises, DETVSB signal turns to "H" after 400ms from the detection voltage is detected. DETVSB is Nch Open-drain output pin.




Fig. 6-12 Voltage Detection timing

⁽¹⁾ V_{DETECT} is selected by OTP and register.

6.15 Overheat Detection Block

Overheat Detection

Symbol	Parameter	Condition	MIN	TYP	MAX	Unit
			135			
Tarrest	T Detection Temperature			125		°C
DETECT	Detection Temperature	-	-	115	-	°C
				105		
T _{RECOVER}	Recover Temperature	-	Т	DETECT -	20	Ô

[•]Chip Temperature > TDETECT: Generate interrupt to INTB.

■ Thermal Shutdown

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
T _{DETECT}	Detection Temperature	-	-	140	-	°C
TRECOVER	Recover Temperature	-		110	·	°C

[•]Chip Temperature > T_{DETECT}: Transition to POWEROFF state.

[•]TDETECT is selected by OTP and register.

7. Regulators

7.1 Regulators Table

Symbol	DCDC1	DCDC2	DCDC3	DCDC4
Initial Output Voltage	0.6-3.5V	0.6-3.5V	0.6-3.5V	0.6-3.5V
Maximum Output Current	3000mA	3000mA	2000mA	2000mA
External Inductor	1.0µH	1.0µH	1.0µH	1.0µH
External Capacitor	22µF	22µF	22µF	22µF
Output Control	I ² C	I ² C	I ² C	I ² C

Table 7-1 Regulator Table (DC/DC)

Symbol	LDO1	LDO2	LDO3	LDO4
Initial Output Voltage	0.9-3.5V	0.9-3.5V	0.6-3.5V	0.9-3.5V
Maximum Output Current	300mA	300mA	300mA	200mA
External Capacitor	1µF	1µF	1µF	1µF
Output Control	I ² C	I ² C	I ² C	I ² C

Symbol	LDO5	LDORTC1	LDORTC2	
Initial Output Voltage	0.9-3.5V	1.2-3.5V	0.9-3.5V	
Maximum Output Current	200mA	30mA	10mA	
External Capacitor	1µF	1µF	1µF	
Output Control	I ² C	Always-On/I2C	Always-On/I2C	

Table 7-2 Regulator Table (LDO)

7.2 DCDC Electrical Characteristics


7.2.1 DCDC1-2 Electrical Characteristics


Operating Conditions (unless otherwise specified) -40 °C < Ta < 85 °C

Symbol	Parameter	Conditio	n	Min.	Тур.	Max.	Unit
V _{IN}	Input voltage range	-		2.7	3.6	5.5	V
Vouт	Output voltage range	-		0.6	1.2	3.5	V
VOUT	Voltage setting step width	-			12.5		mV
V/	Output voltage cooursev	1mA < lout < loutmax	V _{OUT} < 1.0V	-20	0	20	mV
Vaccu	Output voltage accuracy	Auto/PSM/PWM mode	1.0 ≤ V _{OUT}	-2	0	2	%
V_{RIP}	Output ripple voltage	Auto mode I _{OUT} = 1mA			25		mV
V RIP	Output ripple voltage	PWM mod	de	-10		10	mV
Fosc	Switching frequency	PWM mod	de		1.5		MHz
		Auto / PWM I Vouт < 3.5V, Vin =		1000			mA
I _{OUT} MAX	Maximum output current	Auto / PWM I V _{OUT} < 2.4V, V _{IN} =		2000			mA
	·	Auto / PWM I Vout < 1.5V, Vir		3000			mA
		PSM mo	de	10			mΑ
I _{LIM1}	Limit current			3200			mΑ
VPEAK	Output transition response	$10 \rightarrow 400 \text{mA}@\Delta^{-}$ $V_{\text{IN}} = 3.6 \text{V}, V_{\text{OU}}$	•			5	%
	0	Auto mode	I _{OUT} = 0mA		45		μA
Iss	Consumption current	PSM mode	I _{OUT} = 0mA		25		μA
CIN	Input capacitor	,			10		μF
Соит	Output capacitor	Output capacitor			22		μF
L	External inductor				1.0	_	μH

Table 7-3 DCDC1-2 Electrical Characteristic

 $V_{\text{IN}} = 3.6 \text{V}, \ V_{\text{OUT}} = 1.2 \text{V}, \ F_{\text{OSC}} = 1.5 \text{MHz}, \ L = 1.0 \text{uH}$ $V_{\text{IN}} = 5.0 \text{V}, \ V_{\text{OUT}} = 3.3 \text{V}, \ F_{\text{OSC}} = 1.5 \text{MHz}, \ L = 1.0 \text{uHz}$





-PWMFIX -AUTO


7.2.2 DCDC3-4 Electrical Characteristics


Operating Conditions (unless otherwise specified) -40°C < Ta < 85°C

Symbol	Parameter	Col	ndition		Min	Тур	Max	Unit
V _{IN}	Input voltage range		-		2.7	3.6	5.5	V
	Output voltage range		-		0.6	1.2	3.5	V
Vоит	Voltage setting step width	-			12.5		mV	
V _{ACCU}	Output voltage	1mA < Ιουτ < Ιοι	UTMAX	V _{OUT} < 1.0V	-20	0	20	mV
VACCU	accuracy	Auto/PSM/PWM	Mode	1.0 ≤ V _{OUT}	-2	0	2	%
V_{RIP}	Output ripple voltage	Auto Mod	le l _{out} =	1mA		25		mV
VRIP	Output ripple voltage	PWI	M Mode		-10		10	mV
Fosc	Switching frequency	PWI	M Mode			1.5		MHz
		Auto / F Vouт < 3.5V	PWM Mo		500			mA
I _{OUT} MAX	Maximum output	Auto / F V _{OUT} < 3.1, '	PWM Mo V _{IN} = V _O		1000			mA
	current	Auto / F Vouт < 1.5	>WM Mo 5V, V _{IN} >		2000			mA
		PS	M Mode)	10			mA
I _{LIM1}	Limit current				2300			mA
V _{PEAK}	Output transition response	$10 \rightarrow 400 \text{m}$ $V_{IN} = 3.6^{\circ}$		• .			5	%
	Consumention assured	Auto Mode	lou [.]	т = 0mA		45		μA
I _{SS}	Consumption current	PSM Mode	lou [.]	т = 0mA		25		μA
Cin	Input capacitor	'			10		μF	
Соит	Output capacitor	Output capacitor			22		μF	
L	External inductor					1.0		μH

Table 7-4 DCDC3-4 Electrical Characteristic

 $\text{\%V}_{\text{IN}} = 3.6 \text{V}, \ \text{V}_{\text{OUT}} = 1.2 \text{V}, \ \text{F}_{\text{OSC}} = 1.8 \text{MHz}, \ \text{L} = 1.0 \mu \text{H} \ \text{\%V}_{\text{IN}} = 5.0 \text{V}, \ \text{V}_{\text{OUT}} = 3.3 \text{V}, \ \text{F}_{\text{OSC}} = 1.5 \text{MHz}, \ \text{L} = 1.0 \mu \text{H} \ \text{W}_{\text{IN}} = 1.0 \mu \text{H} \ \text{W}_{\text{IN}}$





-PWMFIX -AUTO

7.2.3 RAMP Control Operation

This function starts by setting DC*DAC register. The ramp rate is controllable by DC*SR bit.




Fig. 7-1 Ramp up/down Control Timing Chart

7.3 LDO Electrical Characteristics

7.3.1 LDO1-2 Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
VIN	Input voltage range	-	2.7	3.6	5.5	V
	Output voltage range	50μA < Iout < Ioutmax	0.9		3.5	V
V _{оит}	Voltage setting step width			50		mV
Vaccu	Output voltage accuracy	V _{OUT} = all output range louт = 1mA	-1.5		1.5	%
loutmax	Output current	-			300	mA
ILIM	Limit current		350			mA
V_{DIFF}	Dropout voltage	V _{OUT} setting = V _{IN} , I _{OUT} = I _{OUTMAX}			0.2	V
V _{LINE}	Line regulation	2.7 < V _{IN} < 5.5V, I _{OUT} = 1mA			0.2	%/V
V _{LOAD}	Load regulation	100uA < Iout < Ioutmax			30	mV
V_{TR}	Transient response	Iout = 100uA <> Ioutmax / 2		10		mV
R _R	Ripple rejection	f =217 to 1kHz, lout = loutmax / 2 V _{DIFF} > 0.6V		70		dB
Onoise	Output noise	I _{OUT} = I _{OUTMAX} / 2 BW = 10Hz-100kHz, V _{OUT} = 1.2V		25		μVrms
Iss	Supply current	I _{OUT} = 0mA		100		μA
loff	Standby current	I _{OUT} = 0mA			1	μA
t _R	Rising time	$V_{OUT} \times 0.9$, $I_{OUT} = 0mA$			500	μs
t _F	Falling time	$V_{OUT} \times 0.1$, $I_{OUT} = 0mA$			500	μs
Соит	Output capacitor	_		1.0		μF

Table 7-5 LDO1-2 Electrical Characteristic

7.3.2 LDO3 Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{IN}	Input voltage range	-	1.7	3.6	5.5	V
\/a=	Output voltage range	50µA < I _{OUT} < I _{OUTMAX}	0.6		3.5	V
Vouт	Voltage setting step width			50		mV
V _{ACCU}	Output voltage accuracy	V _{оит} = all output range l _{оит} =1mA	-1.5		1.5	%
loutmax	Output current	-			300	mA
I _{LIM}	Limit current		350			mA
V_{DIFF}	Dropout voltage	V_{OUT} setting = V_{IN} , $I_{OUT} = I_{OUTMAX}$			0.3	V
VLINE	Line regulation	1.7 < V _{IN} < 5.5V, I _{OUT} = 1mA			0.2	%/V
VLOAD	Load regulation	100uA < Iout < Ioutmax			30	mV
V_{TR}	Transient response	Iout = 100uA <> Ioutmax / 2		40		mV
R _R	Ripple rejection	$f = 217$ to 1kHz, $I_{OUT} = I_{OUTMAX}/2$ $V_{DIFF} > 0.6V$		60		dB
Onoise	Output noise	louт = louтмах / 2 BW = 10Hz-100kHz, Vouт = 1.2V		60		μVrms
Iss	Supply current	Iout = 0mA		20		μA
I _{OFF}	Standby current	I _{OUT} = 0mA			1	μA
t _R	Rising time	$V_{OUT} \times 0.9$, $I_{OUT} = 0mA$			500	μs
t _F	Falling time	$V_{OUT} \times 0.1$, $I_{OUT} = 0mA$			500	μs
Соит	Output capacitor			1.0		μF

Table 7-6 LDO3 Electrical Characteristic

7.3.3 LDO4-5 Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{IN}	Input voltage range	-	1.7	3.6	5.5	V
\/a	Output voltage range	50μA < I _{OUT} < I _{OUTMAX}	0.9		3.5	V
Vouт	Voltage setting step width			50		mV
Vaccu	Output voltage accuracy	Vout = all output range, lout = 1mA	-1.5		1.5	%
І оитмах	Output current	-			200	mA
I _{LIM}	Limit current		250			mA
V_{DIFF}	Dropout voltage	Vout setting = Vin, lout = loutmax			0.4	V
V _{LINE}	Line regulation	2.7 < V _{IN} < 5.5V, I _{OUT} =1mA			0.2	%/V
V_{LOAD}	Load regulation	100uA < I _{OUT} < I _{OUTMAX}			30	mV
V_{TR}	Transient response	louт = 100uA <> louтмах / 2		40		mV
R_R	Ripple rejection	$f = 217 \text{ to } 1\text{kHz}, I_{\text{OUT}} = I_{\text{OUTMAX}} / 2$ $V_{\text{DIFF}} > 0.6\text{V}$		60		dB
O _{NOISE}	Output noise	IOUT = IOUTMAX / 2, BW = 10Hz- 100kHz, Vout = 1.2V		50		μVrms
Iss	Supply current	I _{OUT} = 0mA		20		μA
loff	Standby current	$I_{OUT} = 0mA$			1	μA
t _R	Rising time	$V_{OUT} \times 0.9$, $I_{OUT} = 0mA$			500	μs
t⊧	Falling time	$V_{OUT} \times 0.1$, $I_{OUT} = 0mA$			500	μs
Cout	Output capacitor			1.0		μF

Table 7-7 LDO4-5 Electrical Characteristic

7.3.4 LDORTC1 Electrical Characteristics

Operating Conditions (unless otherwise specified) $V_{IN} = 3.6V$, $C_{OUT} = 1.0 \mu F$, $Ta = 25 ^{\circ}C$

Symbol	Parameter	Condition Min.		Тур.	Max.	Unit	
V _{IN}	Input voltage range	-	2.2	3.6	5.5	V	
Vouт	Output voltage range	50μA < Ι _{ΟυΤ} < Ι _{ΟυΤΜΑΧ}	1.2		3.5	V	
VOUT	Voltage setting step width			50		mV	
Vaccu	Output voltage accuracy	Vouт = all output range louт = 1mA	-1.5		1.5	%	
IOUTMAX1	Output current				30	mA	
I _{OUTMAX2}	Output current	$4.5V < V_{IN} < 5.5V$			100	mA	
V	Dropout voltage	Vout setting = V _{IN} , I _{OUT} = I _{OUTMAX1}			0.8	V	
V _{DIFF} Dropout voltage		V_{OUT} setting = V_{IN} , $I_{OUT} = I_{OUTMAX2}$			0.2	.2 V	
I _{LIM}	Limit current		110			mA	
Iss	Supply current	$I_{OUT} = 0mA$		2		μΑ	
l _{OFF}	Standby current	I _{OUT} = 0mA			1	μA	
Соит	Output capacitor			1.0		μF	

Table 7-8 LDORTC1 Electrical Characteristic

7.3.5 LDORTC2 Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{IN}	Input voltage range	-	2.2	3.6	5.5	V
Vouт	Output voltage range	50μA < Ιουτ < Ιουτμαχ	0.9		3.5	V
VOUT	Voltage setting step width			50		mV
V _{ACCU}	Output voltage accuracy	V _{оит} = all output range l _{оит} = 1mA	-1.5		1.5	%
І оитмах	Output current	-			10	mA
Ішм	Limit current		20			mA
V _{DIFF}	Dropout voltage	Vout setting = VIN, IOUT = IOUTMAX			0.2	V
Iss	Supply current	I _{OUT} = 0mA		1		μΑ
loff	Standby current	Iout = 0mA		1	μΑ	
Соит	Output capacitor			1.0		μF

Table 7-9 LDORTC2 Electrical Characteristic

8. MODE

This PMU has two Modes selected by OTP.

MODE	Pin							
MODE			GPIO3	SLEEP	PWRON			
Normal		Se	electable		SLEEP	PWRON		
	DCDC1	DCDC2	DCDC3	DCDC4EXON	LDO1EXON	LDO2EXON		
Parts	EXON	EXON	EXON	and	and	and		
	LAON EAON	EXON	LDO3EXON	LDO4EXON	LDO5EXON			

Table 8-1 Modes and function of pins

8.1 Normal MODE

The function of GPIO[3:0] pins (1) can be respectively selected by OTP.

The function of SLEEP and PWRON pins are respectively decided SLEEP and PWRON.




Fig. 8-1 The function of pins in Normal mode

⁽¹⁾ For details of the function of GPIO* pins, refer to GPIO.

8.2 Parts MODE

ON/OFF of DCDC1-4 and LDO1-5 can be controlled by pin.

GPIO0 pin can control ON/OFF of DCDC1.

GPIO1 pin can control ON/OFF of DCDC2.

GPIO2 pin can control ON/OFF of DCDC3.

GPIO3 pin can control ON/OFF of DCDC4 and LDO3.

SLEEP pin can control ON/OFF of LDO1 and LDO4.

PWRON pin can control ON/OFF of LDO2 and LDO5.




Fig. 8-2 The function of pins in Parts mode




Fig. 8-3 State Machine Diagram in Parts mode




Fig. 8-1 Power On/Off function in Parts mode

Note*: Each resource turns off by writing the enable bit (LDO*EN/DC*EN bit) to "0".

LDO1-5EN bits: bit [4:0] in address 44h

DC1-4EN bits: bit [0] in address 2Ch / 2Eh / 30h / 32h

9. GPIO

This PMU supports four channels of general-purpose input/output. GPIO0-3 pins have the function selected by OTP as shown below.

Nome	Function	Input (1)(2)	Out (1)(2)	Power (3)	GPIO			
Name	FullClion		Output (1)(2)	Power (%)	0	1	2	3
N_OE	External power off	N	-	VSYS				
GPIO0	General purpose I/O	C or N	C or N	VSYS or VDDIO	V	-	-	-
GPIO1	General purpose I/O	C or N	C or N	VSYS or VDDIO	-	√	-	-
GPIO2	General purpose I/O	C or N	C or N	VSYS	-	-	√	-
GPIO3	General purpose I/O	C or N	C or N	VSYS	-	-	-	√
ONOB	PWRON pin monitor	-	N	VSYS			1	√
PSO0	Power-on signal output function	-	C or N	VSYS or VDDIO	V	-	-	-
PSO1	Power-on signal output function	-	C or N	VSYS or VDDIO			-	-
PSO2	Power-on signal output function	-	C or N	VSYS	-	-	√	-
PSO3	Power-on signal output function	-	C or N	VSYS	-	-	-	$\sqrt{}$
LDORTC2	LDORTC2 output	-	Α	-	-	-	√	-
LED	LED function	-	N	VSYS	V		-	-
PSHOLD	PSHOLD (power-on hold) function	N	-	VSYS	V		√	√
ON_EXTIN	External input for on factor	N	-	VSYS	V		V	√
**EXON	External LDO*/DCDC* on/off input	al LDO*/DCDC* on/off input N - VSYS		VSYS	(4)	(4)	(4)	(4)
C32KOUT	32 kHz clock output function	- C or N VSYS or VDDIO		V	√	1	V	
HRESET	Hard RESET input	N	-	VSYS	V		V	V

Table 9-1 The function of GPIO0-3 pins

N OE function (GPIO0-3 pins)

Power-off factor.

Programmable polarity of input signal by OTP.

(

⁽¹⁾ Explanation of column of "Input" and "Output":

A: Analog Output, C: CMOS Input/Output, N: NMOS Input (VSYS only)/ Nch Open Drain Output

⁽²⁾ CMOS or Nch is selectable by OTP.

⁽³⁾ VSYS or VDDIO is selectable by OTP.

⁽⁴⁾ Refer to the chapter of Mode.

GPIO function (GPIO0-3 pins)

Can be controlled the direction by IOSEL register (output or input).

Output mode: Each output circuit is programmed CMOS or Nch open drain by OTP.

Input mode: Programmable polarity of input signal by OTP.

Programmable interrupt detection, edge or level by GPEDGE1,2 register. (For the details of interrupt, refer to the interrupt controller and GPIO).

ONOB function (GPIO0-3 pins)

Output Low when PWRON pin is pressed.

PSO function (GPIO0-3 pins)

Power-on signal output function.

Programmable output timing in the POWERON/POWEROFF sequence by OTP.

Programmable output timing in SLEEP_ENTRY/EXIT sequence by the register.

LDORTC2 output function (GPIO2 pins)

Output LDORTC2.

LED function (GPIO0-1 pins)

Programmable Power On/Off mode or Register mode by register.

Programmable type of flicker (1) by register in Register mode.

Mode	Power State	Type of Flicker
Power On/Off Mode	Power On	Always Turn-on
Power On/On Mode	Power Off	Always Turn-off
Register Mode	Power On	Depend on GP*_LEDFUNC register

Table 9-2 Type of flicker

PSHOLD input function (GPIO0-3 pins)

Power-on hold and power-off factor.

Hold power-on even if power-on factor de-asserts, when PSHOLD asserts less than 500ms since RESETO is released (2).

Power-off when PSHOLD de-asserts in power-on (2).

Programmable polarity of input signal by OTP.

RICOH ©2014-2020

014-2020 Ver.1.0 Page **35**

⁽¹⁾ For details of type of flicker by register, refer to GP*_LEDMODE register.

⁽²⁾ For details of power-on/power-off by PSHOLD, refer to Appendix.

ON EXTIN input function (GPIO0-3 pins)

Power-on factor.

Programmable polarity of input signal by OTP.

**EXON input function (GPIO0-3 pins)

DCDC1-4, LDO1-5 on/off control signals.

Refer to the chapter of Mode.

32 kHz clock output function (GPIO0-3 pins)

Output 32 kHz clock.

HRESET function (GPIO0-3 pins)

Reset (Power Off - Repower ON) factor.

Programmable polarity of input signal by OTP.

10. PC-Bus Interface

This PMU uses I²C-Bus system for CPU connection through two wires. Connection and transfer system of I²C-Bus are described in the following sections.

10.1 PC-Bus Operation

Within the procedure of I²C-Bus, unique situations arise which are defined as start and stop conditions.




Fig. 10-1 I²C-Bus Data Transmission

An "H" to "L" transition on SDA line while SCL is "H" indicates a start condition. An "L" to "H" transition on SDA line while SCL is "H" defines a stop condition. Start and stop conditions are always generated by master. (Refer to the figure below). The bus is busy after start condition. The bus is free again a certain time after the stop condition.




Fig. 10-2 I²C-Bus Start and Stop Condition

10.2 AC Characteristics of PC-Bus

Fast-mode Operating Conditions (unless otherwise specified): V_{OUTD} = 1.8V, Ta = 25 °C, C_B ⁽¹⁾ = 400pF max

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fscL	SCL Clock Frequency				400	kHz
t _{BUF}	Bus Free Time Between		1.3			2
IBUF	a Precedent and Start		1.3		-	μs
t _{Low}	SCL Clock "L" Time		1.3		-	μs
tніgн	SCL Clock "H" Time		0.6		-	μs
tsu;sta	Start Condition Setup Time		0.6		-	μs
thd;sta	Start Condition Hold Time	_	0.6		-	μs
tsu;sto	Stop Condition Setup Time		0.6		-	μs
thd;dat	Data Hold Time		0			μs
tsu;dat	Data Setup Time		100		-	ns
t _R	Rising Time of SCL and SDA (Input)				300	ns
t _F	Falling Time of SCL and SDA (Input)				300	ns
tsp	Suppressing Pulse Width		0		50	ns

Hs-mode Operating Conditions (unless otherwise specified): $V_{OUTD} = 1.8V$, Ta = 25°C, C_B (1) = 100pF max

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fscL	SCL Clock Frequency				3.4	MHz
t _{Low}	SCL Clock "L" Time		160		-	ns
t _{HIGH}	SCL Clock "H" Time		60		ı	ns
tsu;sta	Start Condition Setup Time		160		ı	ns
thd;sta	Start Condition Hold Time		160		ı	ns
t _{SU;STO}	Stop Condition Setup Time	_	160		ı	ns
thd;dat	Data Hold Time		0		70	ns
tsu;dat	Data Setup Time		10		ı	ns
t _{RCL} , t _{FCL}	Rising and Falling Time of SCL		10		40	ns
t _{RDA} , t _{FDA}	Rising and Falling Time of SDA		20	<u>"</u>	80	ns
tsp	Suppressing Pulse Width		0		10	ns

Table 10-1 I²C-Bus AC Characteristics

Note*: All the above-mentioned values are corresponding to V_{IH} min and V_{IL} max level.




Fig. 10-3 I²C-Bus Interface Timing Chart

⁽¹⁾ Capacitive load for each bus line

10.3 PC-Bus Data Transmission and Its Acknowledge

After start condition, data is transmitted by 1byte (8bits). The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an acknowledge bit. Data transmission with acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitter releases SDA line during the acknowledge clock pulse.

The receiver must pull down SDA line during the acknowledge clock pulse so that SDA line remains stable "L" during the "H" period of the acknowledge clock pulse. If a master–receiver is involved in a transfer, it must signal the end of the data to the slave-transmitter by not generating acknowledge on the last byte that was clocked out of the slave. The slave-transmitter must release the data line to allow the master to generate a stop condition.




Fig. 10-4 I²C-Bus Data Transmission and Acknowledge

10.4 PC-Bus Slave Address

After start condition, a slave address A[7:1] is sent. The address is 7-bit long followed by an 8th bit which is data direction bit (Read/Write). The slave address of This PMU is programmable by OTP.

	A7	A6	A5	A4	A3 ⁽¹⁾	A2 ⁽¹⁾	A1 ⁽¹⁾
Setting value	0	1	1	0	0	1	0

Table 10-2 Slave Address of This PMU

⁽¹⁾ A[3:1] of the slave address are programmable by OTP.

10.5 I2C-Bus Data Transmission Read Format (Fast-mode)

In order to read the internal register data:

- Specify an internal address pointer (8bit).
- Generate the repeated start condition to change the data transmission direction to read.

With a start of read mode, automatic increment in address pointers will be made. Read-mode is repeated until stop condition is initiated.




Fig. 10-5 I²C-Bus Data Transmission Read Format

10.6 PC-Bus Data Transmission Write Format (Fast-mode)

The transmission format for the slave address allocated to each IC is defined by I²C-Bus standard. However, transmission method of address information of each IC is not defined. This PMU transmits command data. For the data transmission, please transmit MSB first from master and following data in sequence.




Fig. 10-1 I²C-Bus Data Transmission Write Format

The format which supports the power I²C is shown below.




Fig. 10-2 I²C-Bus Data Transmission Write Format (Power I²C)

10.7 PC-Bus Internal Register Write-in Timing (Fast-mode)




Fig. 10-3 I²C-Bus Internal Register Write-in Timing

Page **42**

NO. EA-543-200205

10.8 PC-Bus Data Transmission Read Format (Hs-mode)




Fig. 10-4 I²C-Bus Data Transmission Read Format (Hs-mode)

10.9 PC-Bus Data Transmission Write Format (Hs-mode)




Fig. 10-5 I²C-Bus Data Transmission Write Format (Hs-mode)


Note*: Should have the interval of 100us or more at writing and reading the same address.

11. Interrupt Controller (INTC)

This PMU has an interrupt controller. CPU can read all the permitted interrupt request flags coming from different functional blocks. When an interrupt occurs, CPU is informed by asserting INTB pin. CPU can identify block and factor which output interrupt by reading Monitor register of INTC and Local Block.

Monitor register is read-only. OR gate signal of each permitted interrupt request flag will be output from INTB pin. CPU can figure out the current state of this PMU by reading Monitor register at power-on. To enable interrupt output through INTB pin, it is necessary to write "1" in Enable register.

11.1 Interrupt Controller Block Diagram



Local Block




Fig. 11-1 INTC Block Diagram

12. Registers

12.1 Registers Map

The additional information for the register map below is as follows:

RSTB : Transition to PWROFF state or Shutdown factor detection

ERSTB: UVLO detection

* : Do not set "1" to - bits. Do not write "1" or "0" to undefined registers.

: The default value of green hatch registers is set by OTP.

: The default value of yellow hatch registers is set by OTP and initial value of the other register.

Block	Address	Symbol Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default	Reset
SYSTEM	00	LSIVER	R	Di	50	- 53		ER[7:0]	DZ	ы	50	01h	116361
OTOTEW	01	OTPVER	R					ER[7:0]				by OTP	
	02	IODAC	R/W			I	0 (AC[5:0]			by OTP	RSTB
	03	VINDAC	R/W	VINRRESET			VINHYS		AC[5.0]	VINDAC[2:0]		by OTP	ERSTB(VINRRESET),
												-	ERSTB/RSTB(Other)
	04		R/W									00h	RSTB
	05	OUT32KEN	R/W				OUT32KEN3	OUT32KEN2	OUT32KEN1	OUT32KEN0		by OTP	RSTB
I2C	06	CPUCNT	R/W							INCB	POWERI2C	00h	RSTB
	07	PSWR	R/W	RRESET				PSWR[6:0]				00h	ERSTB
	08	ı	R									by OTP	
	09	PONHIS	R		-			ON_EXTIN PON		REPWR PON	PWRON PON	•	ERSTB
	0A	POFFHIS	R	N_OE POFF	DCLIM POFF	WDG POFF	CPU POFF	IODET POFF	VINDET POFF	TSHUT POFF	PWRON POFF	00h	ERSTB
	0B	WATCHDOG	R/W		-			WDOG SLPEN	WDOGEN	WDOG	TIM[1:0]	03h	RSTB
	0C	WATCHDOGCNT	R				WATCHD	OGCNT[7:0]				*	RSTB
	0D	PWRFUNC	R/W			SLP_TO_ OFFSEQ				OFFSEQ_ SEL		00h	RSTB
	0E	SLPCNT	w			SLPEXIT	SLPENT				SWPWROFF	00h	RSTB
	0F	REPCNT	R/W				SETO[1:0]		REPWR'		REPWRON	00h	RSTB
	10	PWRONTIMSET	R/W	DIS_OFF_ PWRON_TIM	OFF_F	PRESS_PWROI		OFF_JUDGE_ PWRON		RESS_PWRON		by OTP	RSTB
	11	NOETIMSETCNT	R/W					DIS_OFF_ NOE_TIM	OFF_JUDGE_ NOE	OFF_PRES	SS_NOE[1:0]	05h	RSTB
	12	PWRIREN	R/W		EN_ WDOG	EN_ NOE OFF	EN_ PWRON OFF	EN_	EN_ PRVINDT	EN_ EXTIN	EN_ PWRON	00h	RSTB
	13	PWRIRQ	R/W		IR_ WDOG	IR_ NOE_OFF	IR_ PWRON_OFF	IR_ OVTEMP	IR_ PRVINDT	IR_ EXTIN	IR_ PWRON	*	RSTB
	14	PWRMON	R					MON_ OVTEMP	MON_ PRVINDT	MON_ EXTIN	MON_ PWRON		RSTB
Power Control	15	PWRIRSEL	R/W		-			SEL_ OVTEMP	SEL_ PRVINDT	SEL_ EXTIN	SEL_ PWRON	0Fh	RSTB
	16	DC1_SLOT	R/W		DC10NS	OT[3:0]		OVILIVIE	DC1SLPS		FWKON	by OTP	RSTB
	17	DC1_SLOT	R/W		DC2ONS				DC2SLPS			by OTP	RSTB
	18	DC3_SLOT	R/W		DC3ONS				DC3SLPS			by OTP	RSTB
	19	DC4_SLOT	R/W		DC4ONS				DC4SLPS			by OTP	RSTB
	1A	D04_0L01										00h	
	1B	LDO1_SLOT	R/W		LDO10NS	LOT[3:0]			LDO1SLP:	SLOT[3:0]		by OTP	RSTB
	1C	LDO2_SLOT	R/W		LD020NS				LD02SLP3			by OTP	RSTB
	1D	LDO3_SLOT	R/W		LD030NS				LDO3SLP:			by OTP	RSTB
1	1E	LDO4_SLOT	R/W		LDO40NS				LDO4SLP3			by OTP	RSTB
1	1F	LDO5_SLOT	R/W		LDO5ONS				LD05SLP3			by OTP	RSTB
1	20											00h	
1	21											00h	
1	22											00h	
	23											00h	
	24											00h	
	25	PS00_SLOT	R/W		PS000NS				PS00SLP			by OTP	RSTB
	26	PSO1_SLOT	R/W		PSO10NS	SLOT[3:0]			PSO1SLPS	SLOT[3:0]		by OTP	RSTB
	27	PSO2_SLOT	R/W		PSO2ONS				PSO2SLP:			by OTP	RSTB
	28	PSO3_SLOT	R/W		PSO3ONS	SLOT[3:0]			PSO3SLP:	SLOT[3:0]		by OTP	RSTB
	29											00h	
	2A	LDORTC1_SLOT	R/W		LDORTC10	NSLOT[3:0]			LDORTC1SL	PSLOT[3:0]		by OTP	RSTB
	2B		R/W									00h	

Block	Address	Symbol Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default	Reset
DCDC	2C	DC1CTL	R/W		E_SLP[1:0]		ODE[1:0]			DC1DIS	DC1EN	by other bit or OTP	RSTB,
DODC									DC1LII			- 1	ERSTB(only DC1DIS)
	2D	DC1CTL2 DC2CTL	R/W R/W		erved E_SLP[1:0]		SR[1:0] ODE[1:0]			DC2DIS	DC1LIMSDEN		RSTB RSTB,
	2E										DC2EN	by other bit or OTP	ERSTB(only DC2DIS)
	2F	DC2CTL2	R/W		erved		SR[1:0]		DC2LI	1	DC2LIMSDEN		RSTB RSTB,
	30	DC3CTL	R/W		E_SLP[1:0]		ODE[1:0]			DC3DIS	DC3EN	by other bit or OTP	ERSTB(only DC3DIS)
	31	DC3CTL2	R/W		erved		SR[1:0]		DC3LII	1	DC3LIMSDEN		RSTB RSTB,
	32	DC4CTL	R/W		E_SLP[1:0]		ODE[1:0]			DC4DIS	DC4EN	by other bit or OTP	ERSTB(only DC4DIS)
	33 34	DC4CTL2	R/W	res	erved	DC48	SR[1:0]		DC4LI	M[1:0]	DC4LIMSDEN	by other bit or OTP 00h	RSTB
	35											00h	
	36	DC1DAC	R/W					AC[7:0]				by OTP	RSTB
	37 38	DC2DAC DC3DAC	R/W R/W					AC[7:0] AC[7:0]				by OTP by OTP	RSTB RSTB
	39	DC4DAC	R/W				DC4E	AC[7:0]				by OTP	RSTB
	3A 3B	DC1DAC_SLP	R/W				DC1DA0	 C_SLP[7:0]				00h by other bit or OTP	RSTB
	3C	DC2DAC_SLP	R/W				DC2DA0	C_SLP[7:0]				by other bit or OTP	RSTB
	3D 3E	DC3DAC_SLP DC4DAC_SLP	R/W R/W				DC3DA0	C_SLP[7:0] C_SLP[7:0]				by other bit or OTP by other bit or OTP	RSTB RSTB
	3F											00h	
	40	DCIREN	R/W					EN_ DC4LIM	EN_ DC3LIM	EN_ DC2LIM	EN_ DC1LIM	00h	RSTB
	41	DCIRQ	R/W					IR_	IR_	IR_	IR_	00h	RSTB
	-							DC4LIM MON_	DC3LIM MON_	DC2LIM MON_	DC1LIM MON_	*	
	42	DCIRMON	R					DC4LIM	DC3LIM	DC2LIM	DC1LIM		RSTB
LDO	43 44	LDOEN1	R/W				LDO5EN	LDO4EN	LDO3EN	LDO2EN	LDO1EN	00h by other bit or OTP	RSTB
	45	LDOEN2	R/W		-	LDORTC2EN	LDORTC1EN					by OTP	RSTB
	46 47	LDODIS1	R/W				LDO5DIS	LDO4DIS	LDO3DIS	LDO2DIS	LDO1DIS	1Fh 00h	ERSTB
	48											00h	
	49 4A											00h 00h	
	4B											00h	
	4C 4D	LDO1DAC LDO2DAC	R/W R/W					LDO1DAC[6:0] LDO2DAC[6:0]				by OTP by OTP	RSTB RSTB
	4E	LDO3DAC	R/W					LDO3DAC[6:0]				by OTP	RSTB
	4F	LDO4DAC	R/W					LDO4DAC[6:0]				by OTP	RSTB
	50 51	LDO5DAC	R/W					LDO5DAC[6:0]				by OTP 00h	RSTB
	52											00h	
	53 54											00h 00h	
	55	-										00h	
	56 57	LDORTC1DAC LDORTC2DAC	R/W R/W					DORTC1DAC[6 DORTC2DAC[6				by OTP by OTP	RSTB RSTB
	58	LDO1DAC_SLP	R/W				L	DO1DAC_SLP[6	3:0]			by OTP	RSTB
	59 5A	LDO2DAC_SLP LDO3DAC_SLP	R/W R/W					DO2DAC_SLP[6 DO3DAC_SLP[6				by OTP by OTP	RSTB RSTB
	5B	LDO3DAC_SLP	R/W					DO4DAC_SLP[6				by OTP	RSTB
	5C	LDO5DAC_SLP	R/W				L	DO5DAC_SLP[6	5:0]			by OTP	RSTB
	5D 5E											00h 00h	
	5F											00h	
GPIO	60-8F 90	IOSEL	R/W					IO03	IO02	IO01	IO00	00h 00h	RSTB
0110	91	IOOUT	R/W					IOOUT03	IOOUT02	IOOUT01	IOOUT00	00h	RSTB
	92 93	GPEDGE1	R/W	EDGE	03[1:0]	EDGE	02[1:0]	EDG	E01[1:0]	EDGE	00[1:0]	00h 00h	RSTB
	94	EN_GPIR	R/W					EN_GP03IR	EN_GP02IR	EN_GP01IR	EN_GP00IR	00h	RSTB
	95 96	IR_GPR IR_GPF	R/W R/W					IR_GP03R IR_GP03F	IR_GP02R IR_GP02F	IR_GP01R IR_GP01F	IR_GP00R IR_GP00F	00h 00h	RSTB RSTB
	97	MON_IOIN	R		-			MON_	MON_	MON_	MON_	*	
	98	GPLED_FUNC	R/W		GP1_LEDMODE		DFUNC[1:0]	IOIN03	IOIN02 GP0_LEDMODE	IOIN01 GP0_LED	IOIN00 FUNC[1:0]	by OTP	RSTB
	99		R/W									00h	RSTB
	9A 9B		R/W									00h 00h	RSTB
INTC	9C	INTPOL	R/W								INTPOL	00h	RSTB
	9D	INTEN	R/W				GPIO IREN			DCDC IREN	SYSTEM IREN	00h	RSTB
	9E	INTMON	R			WDG	GPIO			DCDC	SYSTEM		
	9F					IRM 	IRM 			IRM 	IRM 	00h	
	N B0	PREVINDAC	R/W						PREVINDACH	PREVIN	IDAC[1:0]	by OTP	ERSTB
SYSTEM OPTION	B1											00h 00h	
SYSTEM OPTION												00h	
SYSTEM OPTION	B2 B3	-										00h	
SYSTEMOPTION	B2 B3 B4											00h	
SYSTEMOPTION	B2 B3 B4 B5 B6	 										00h 00h	
SYSTEM OPTION	B2 B3 B4 B5 B6 B7											00h 00h	
SYSTEM OPTION	B2 B3 B4 B5 B6 B7 B8	 										00h 00h 00h 00h	
SYSTEM OPTION	B2 B3 B4 B5 B6 B7 B8 B9											00h 00h 00h 00h 00h	
SYSTEM OPTION	B2 B3 B4 B5 B6 B7 B8 B9 BA BB	 										00h 00h 00h 00h 00h 00h by OTP	
SYSTEM OPTION	B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD	OVTEMP	 R/W							 OVTE	 MP[1:0]	00h 00h 00h 00h 00h 00h by OTP	ERSTB
SYSTEM OPTION	B2 B3 B4 B5 B6 B7 B8 B9 BA BB											00h 00h 00h 00h 00h 00h by OTP	

Ver.1.0

12.2 SYSTEM

12.2.1 LSIVER: LSI Version Register (Address 00h)

Bit	7	6	5	4	3	2	1	0
Symbol				LSI	/ER			
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	1

Bit [7:0]: LSIVER

This register indicates the LSI version.

12.2.2 OTPVER: OTP Version Register (Address 01h)

Bit	7	6	5	4	3	2	1	0
Symbol				OTP	VER			
R/W	R	R	R	R	R	R	R	R
Default	By OTP							

Bit [6:0]: OTPVER

This register indicates the OTP version.

12.2.3 IODAC: IODET Detection Voltage Setting Register (Address 02h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-			IODA	C[5:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	By OTP					

Bit [5:0]: IODAC

Sets a detection voltage for IODET.

The default voltage can be set to the following values by OTP: 1.4V, 1.6V, 1.85V, 2.1V, 2.35V, 2.6V, 2.85V, and 3.1V

IODET Detection Voltage Table (Step = 50mV)

IODAC[5:0]	Detection Voltage [V]
000000 (00h)	Prohibit
i i	Prohibit
001100(0Ch)	1.40(↓)
	1
010000(10h)	1.60(↓)
i	
101000(28h)	2.80(↓)
110000(30h)	3.20(↓)
	Prohibit
111111(3Fh)	Prohibit

Page **47**

NO. EA-543-200205

12.2.4 VINDAC: VNDET Detection Voltage Setting Register (Address 03h)

Bit	7	6	5	4	3	2	1	0
Symbol	VINR RESET	-	-	VINHYS	ı	,	VINDAC[2:0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	0	0	By OTP	0	By OTP	By OTP	By OTP

Bit [7]: VINRRESET

Selects the reset condition for the VINHYS and the VINDAC bits.

0: RSTB 1: ERSTB

Bit [4]: VINHYS

Sets the hysteresis voltage for VINDET.

1: 200mV 0: 500mV

Bit [2:0]: VINDAC

Sets the detection voltage for VINDET

VINDET Detection Voltage Table (Step = 100mV)

VINDAC[2:0]	Detection Voltage [V]
000 (0h)	2.6(↓)
001 (1h)	2.7(↓)
010 (2h)	2.8(↓)
011 (3h)	2.9(↓)
100 (4h)	3.0(↓)
101 (5h)	3.1(↓)
110 (6h)	3.2(↓)
111 (7h)	3.3(↓)

The default voltage can be set up all the above register values by OTP.

12.2.5 OUT32KEN: C32KOUT Control Register (Address 05h)

Bit	7	6	5	4	3	2	1	0
Symbol	_	_	_	OUT32KEN	OUT32KEN	OUT32KEN	OUT32KEN	_
	_	_	_	3	2	1	0	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	By OTP	By OTP	By OTP	By OTP	0

Bit [4]: OUT32KEN3

Selects the clock output control bit from GPIO3(C32KOUT3) pin. (OTP Option)

0: Disabled

1: Enabled

Bit [3]: OUT32KEN2

Selects the clock output control bit from GPIO2(C32KOUT2) pin. (OTP Option)

0: Disabled

1: Enabled

Bit [2]: OUT32KEN1

Selects the clock output control bit from GPIO1(C32KOUT1) pin. (OTP Option)

0: Disabled

1: Enabled

Bit [1]: OUT32KEN0

Selects the clock output control bit from GPIO0(C32KOUT0) pin. (OTP Option)

0: Disabled

1: Enabled

12.3 I2C

12.3.1 CPUCNT: CPUIF Control Register (Address 06h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	INCB	POWER I2C
R/W	R	R	R	R	R	R	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit [1]: INCB

Sets the I2C R/W format (Automatic increment in address pointers).

0: Enabled (Automatic increment)

1: Disabled

Bit [0]: POWERI2C

Sets the power I2C format.

0: Disabled

1: Enabled

12.4 Power Control

12.4.1 PSWR: Power Supply Watch Register (Address 07h)

Bit	7	6	5	4	3	2	1	0
Symbol	RRESET				PSWR			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

This register is reset to "00h" by UVLO.

Bit [7]: RRESET

Selects a reset condition of registers which is reset by RSTB during the POWEROFF state. By setting this bit to "1", all registers are not reset. Writing to this bit is prohibited in Parts Mode.

0: Reset

1: Not reset (The reset condition is same as ERSTB).

Bit [6:0]: PSWR

After this device powers on, the CPU writes some unique value except for "00h" and recognizes whether the register data of the power supply is maintained.

12.4.2 PONHIS: Power-on History Register (Address 09h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	1	-	-	ON_EXTIN PON	1	REPWR PON	PWRON PON
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	Undefined	0	Undefined	Undefined

The CPU can read this register to recognize a power-on factor. The power-on factor is set when the power-on sequence starts.

Bit [3]: ON_EXTINPON

Indicates the occurrence of the power-on when detecting assertion of ON_EXTIN.

Bit [1]: REPWRPON

Indicates that the repower-on has occurred by the power-off with setting REPWRON bit to 1. Same as repower-on by HRESET.

Bit [0]: PWRONPON

Indicates the occurrence of the power-on when detecting assertion of PWRON.

12.4.3 POFFHIS: Power-off History Register (Address 0Ah)

Bit	7	6	5	4	3	2	1	0
Symbol	N_OE POFF	DCLIM POFF	WDG POFF	CPU POFF	IODET POFF	VINDET POFF	TSHUT POFF	PWRON POFF
R/W	R	R	R	R	R	R	R	R
Default	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined

The CPU can read this register to recognize a power-off factor. The power-off factor is set when the power-off sequence starts or the forced power-off.

Bit [7]: N OEPOFF

Indicates the occurrence of the power-off when detecting assertion of N_OE or HRESET.

Bit [6]: DCLIMPOFF

Indicates the occurrence of the power-off when detecting an overcurrent on DCDCn (n: 1 to 4).

Bit [5]: WDGPOFF

Indicates the occurrence of the power-off by the watchdog timer.

Page **51**

NO. EA-543-200205

Bit [4]: CPUPOFF

Indicates the occurrence of the power-off by the followings:

- · SWPWROFF bit setting.
- PSHOLD(GPIO*) is low.
- PSHOLD(GPIO*) is timeout.

Bit [3]: IODETPOFF

Indicates the occurrence of the power-off when detecting the IODET assertion.

Bit [2]: VINDETPOFF

Indicates the occurrence of the forced power-off when detecting the low power condition in the VINDET circuit

Bit [1]: TSHUTPOFF

Indicates the occurrence of the forced power-off when detecting an abnormal temperature in the thermal shutdown circuit

Bit [0]: PWRONPOFF

Indicates the occurrence of the power-off when detecting assertion of PWRON.

12.4.4 WATCHDOG: Watchdog Timer Setting Register (Address 0Bh)

Bit	7	6	5	4	3	2	1	0
Symbol	-	•	•	•	WDOG SLPEN	WDOG EN	WDC	GTIM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	1	1

The count value of watchdog timer is cleared by accessing (R/W) to this register.

Bit [3]: WDOGSLPEN

Valid / Invalid the watchdog timer during SLEEP state.

0: Invalid (Stop the countdown)

1: Valid (Kept the countdown and generated the interrupt after expiring the timer)

Bit [2]: WDOGEN

Enabled / Disabled the power-off function by the watchdog timer.

Writing to this bit is prohibited in Parts Mode.

0: Disabled

1: Enabled

This bit can restrict the writing by OTP as to whether rewritable or not.

Page **52**

NO. EA-543-200205

Bit [1:0]: WDOGTIM

Sets the CPU access time for monitoring by watchdog timer.

WDOGTIM[1:0]	Timeout [sec]
00	1
01	8
10	32
11	128 (default)

12.4.5 WATCHDOGCNT: Watchdog Timer Count Register (Address 0Ch)

Bit	7	6	5	4	3	2	1	0
Symbol		WATCHDOGCNT						
R/W	R	R	R	R	R	R	R	R
Default	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined

Bit [7:0]: WATCHDOGCNT

Indicates the count value of watchdog timer.

The readout value of this register is determined by the setting of WDOGTIM bits as indicated below.

WDOGTIM[1:0]	WATCHDOGCNT Readout Value
00	25 msec / 1bit
01	50 msec / 1bit
10	200 msec / 1bit
11	800 msec / 1bit

Example: If the value = 10h (16d) and WDOGTIM = 11b,

the power-off sequence starts by watchdog after the (16 * 800 msec + 1 sec).

Note*: In order to prevent malfunction of reading operation, read this register twice or more continuously, and if both count value data match, they are determined as the value is read accurately.

12.4.6 PWRFUNC: Power Control Function Register (Address 0Dh)

Bit	7	6	5	4	3	2	1	0
Symbol	-	ı	SLP_TO_ OFFSEQ	ı	ı	ı	OFFSEQ_ SEL	-
R/W	R	R	R/W	R	R	R	R/W	R
Default	0	0	0	0	0	0	0	0

Bit [5]: SLP_TO_OFFSEQ

Allows a change to the POWEROFF SEQUENCE state by detecting PWRON long press during SLEEP state. Writing to this bit is prohibited in Parts Mode.

0: Invalid

1: Valid

Bit [1]: OFFSEQ_SEL

Power-off sequence timing select bit. Writing to this bit is prohibited in Parts Mode.

0: By ONSLOT registers.

1: At Slot_15.

12.4.7 SLPCNT: Sleep Control Register (Address 0Eh)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	SLPEXIT	SLPENT	-	-	-	SWPWROFF
R/W	W	W	W	W	W	W	W	W
Default	0	0	0	0	0	0	0	0

Bit [5]: SLPEXIT

During SLEEP state, this PMU changes to SLEEP EXIT SEQUENCE state by writing "1" in this bit. Writing to this bit is prohibited in Parts Mode.

Bit [4]: SLPENT

During POWERON state, this PMU changes to SLEEP ENTRY SEQUENCE state by writing "1" in this bit. Writing to this bit is prohibited in Parts Mode.

Bit [0]: SWPWROFF

During POWERON state, this PMU changes to POWEROFF SEQUENCE state by writing "1" in this bit.

12.4.8 REPCNT: Repower-on Control Register (Address 0Fh)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	OFF_R	OFF_RESETO		REPWRTIM		REPWRON
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit [5:4]: OFF_RESETO

Setting time asserted RESETO pin. Writing to this bit is prohibited in Parts Mode.

OFF_RESETO[1:0]	Time [ms]
00	0 (default)
01	2
10	8
11	16

Bit [2:1]: REPWRTIM

Setting time between the power-off sequence finishes and the power-on sequence starts.

REPWRTIM[1:0]	Time [ms]
00	10 (default)
01	100
10	500
11	1000

Bit [0]: REPWRON

By setting this bit to "1", this PMU powers on after the power-off without the power-on factors. Writing to this bit is prohibited in Parts Mode.

0: Disabled

1: Enabled

12.4.9 PWRONTIMSET: PWRON Timer Setting Register (Address 10h)

Bit	7	6	5	4	3	2	1	0
Symbol	DIS_OFF_ PWRON_TIM	OFF_	PRESS_PV	VRON	OFF_JUDGE _PWRON	ON_PRESS_PWRON		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	1	1	1	by OTP	by OTP	by OTP

Bit [7]: DIS_OFF_PWRON_TIM

Clear and initializing the PWRON off_press timer value and over-flow flag.

0: Enabled

1: Disabled

Bit [6:4]: OFF_PRESS_PWRON

Setting of PWRON off_press timer.

Writing to this bit is prohibited in Parts Mode.

OFF_PRESS_PWRON[2:0]	Timeout [sec]
000	0
001	1
010	2
011	4 (default)
100	6
101	8
110	10
111	12

Bit [3]: OFF_JUDGE_PWRON

Setting of PWRON judge timer.

Writing to this bit is prohibited in Parts Mode.

OFF_JUDGE_PWRON	Timeout [sec]
0	0
1	1 (default)

Bit [2:0]: ON_PRESS_PWRON

Setting of PWRON on_press timer.

Writing to this bit is prohibited in Parts Mode.

ON_PRESS_PWRON[2:0]	Timeout
000	0 ms
001	20 ms
010	128 ms
011	1 sec
100	2 sec
101	3 sec
110	Prohibit
111	Prohibit

The default time can be set up the following values by OTP: 0ms, 20ms, 1s, 3s

Page **56**

NO. EA-543-200205

12.4.10 NOETIMSET: N_OE Timer Setting Register (Address 11h)

Bit	7	6	5	4	3	2	1	0
Symbol		ı	ı	ı	DIS_OFF_ NOE_TIM	OFF_JUDG E_NOE	OFF_PRE	SS_NOE
R/W	R	R	R	R	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	1	0	1

Bit [3]: DIS_OFF_NOE_TIM

Clear and initializing the N_OE off_press timer value and over-flow flag.

0: Enabled

1: Disabled

Bit [2]: OFF_JUDGE_NOE

Setting of N_OE judge timer

Writing to this bit is prohibited in Parts Mode.

Note*: It is possible to write this bit by writing "1" in DIS_OFF_NOE_TIM.

OFF_JUDGE_NOE	Timeout [sec]		
0	0		
1	1 (default)		

Bit [1:0]: OFF_PRESS_NOE

Setting of N_OE off_press timer.

Writing to this bit is prohibited in Parts Mode.

Note*: It is possible to write this bit by writing "1" in DIS_OFF_NOE_TIM.

OFF_PRESS_NOE[1:0]	Timeout
00	128 ms
01	1 sec (default)
10	2 sec
11	3 sec

12.4.11 PWRIREN: Power Control Interrupt Factor Output Enable Register (Address 12h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	EN_ WDOG	EN_ NOE_OFF	EN_PWR ON_OFF	EN_ OVTEMP	EN_ PRVINDT	EN_ EXTIN	EN_ PWRON
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit [6]: EN_WDOG

Enable outputs of the interrupt request in the watchdog timer. Writing to this bit is prohibited in Parts Mode.

- 0: Disabled
- 1: Enabled

Bit [5]: EN_NOE_OFF

Enable outputs of the interrupt request in the NOE timer. Power-off by long-press doesn't depend on EN_NOE_OFF bit setting.

- 0: Disabled
- 1: Enabled

Bit [4]: EN_PWRON_OFF

Enable outputs of the interrupt request in the PWRON timer. Power-off by long-press doesn't depend on EN_PWRON_OFF bit setting.

- 0: Disabled
- 1: Enabled

Bit [3]: EN_OVTEMP

Enable outputs of the interrupt request when detecting overheat temperature.

- 0: Disabled
- 1: Enabled

Bit [2]: EN_PRVINDT

Enable output of the interrupt request when the power supply to VSYS below the VINDET detection voltage.

- 0: Disabled
- 1: Enabled

Bit [1]: EN_EXTIN

Enable outputs of the interrupt request when ON_EXTIN pin input signal changes.

- 0: Disabled
- 1: Enabled

Bit [0]: EN_PWRON

Enable outputs of the interrupt request when PWRON pin input signal changes.

- 0: Disabled
- 1: Enabled

12.4.12 PWRIRQ: Power Control Interrupt Factor Register (Address 13h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	IR_ WDOG	IR_ NOE_OFF	IR_PWRO N_OFF	IR_ OVTEMP	IR_ PRVINDT	IR_ EXTIN	IR_ PWRON
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined

Each bit can be cleared by writing "0" but cannot be set by writing "1".

Bit [6]: IR_WDOG

Store the interrupt request factor in the watchdog timer.

0: None

1: Requested

Bit [5]: IR NOE OFF

Store the interrupt request factor in the NOE timer.

0: None

1: Requested

Bit [4]: IR_PWRON_OFF

Store the interrupt request factor in the PWRON timer.

0: None

1: Requested

Bit [3]: IR_OVTEMP

Store the interrupt request factor in the detecting overheat temperature.

0: None

1: Requested

Bit [2]: IR PRVINDT

Store the interrupt request factor in the power supply to VSYS below the VINDET detection voltage.

0: None

1: Requested

Bit [1]: IR_EXTIN

Store the interrupt request factor when ON_EXTIN pin input signal changes.

0: None

1: Requested

Bit [0]: IR_PWRON

Store the interrupt request factor when PWRON pin input signal changes.

0: None

1: Requested

12.4.13 PWRMON: Power Control Interrupt Factor Monitoring Register (Address 14h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	MON_ OVTEMP	MON_ PRVINDT	MON_ EXTIN	MON_ PWRON
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	Undefined	Undefined	Undefined	Undefined

Bit [3]: MON_OVTEMP

Monitor the detection state of overheat circuit.

- 0: Normal temperature
- 1: Abnormal temperature

Bit [2]: MON_PRVINDT

Monitor PREVINDET detection signal.

- 0: Over PREVINDET release voltage
- 1: Under PREVINDET detection voltage

Bit [1]: MON EXTIN

Monitor ON_EXTIN signal.

- 0: ON_EXTIN deassert
- 1: ON_EXTIN assert

Bit [0]: MON_PWRON

Monitor PWRON signal.

- 0: PWRON is released
- 1: PWRON is held down

12.4.14 PWRIRSEL: Power Control Interrupt Type Setting Register (Address 15h)

Bit	7	6	5	4	3	2	1	0
Symbol		ı	ı	ı	SEL_ OVTEMP	SEL_ PRVINDT	SEL_ EXTIN	SEL_ PWRON
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	1	1	1	1

For the details of interrupt, refer to the chapter of the interrupt controller (INTC).

Bit [3]: SEL OVTEMP

Select the type of the interrupt by the overheat temperature detection.

Bit [2]: SEL PRVINDT

Select the type of the interrupt by Pre-VINDET detection signal.

Bit [1]: SEL EXTIN

Select the type of the interrupt by ON_EXTIN input signal changes.

Bit [0]: SEL_PWRON

Select the type of the interrupt by PWRON input signal changes.

SEL_***	Туре
0	Level
1	Both-edge

12.4.15 ***_SLOT:Power-On/Off And Sleep Entry/Exit Sequence Setting Register (Address 16h - 2Ah) (*** = DC1-4, LDO1-5, LDORTC1, PSO0-3)

,

DC1_SLOT (16h)

Bit	7	6	5	4	3	2	1	0	
Symbol		DC10	NSLOT		DC1SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1	

DC2 SLOT (17h)

Bit	7	6	5	4	3	2	1	0
Symbol		DC2OI	NSLOT			DC2SL	PSLOT	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1

DC3_SLOT (18h)

Bit	7	6	5	4	3	2	1	0	
Symbol		DC3OI	NSLOT		DC3SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1	

DC4_SLOT (19h)

Bit	7	6	5	4	3	2	1	0	
Symbol		DC401	NSLOT		DC4SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1	

LDO1_SLOT (1Bh)

Bit	7	6	5	4	3	2	1	0
Symbol		LD010	NSLOT			LDO1SI	PSLOT	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1

LDO2_SLOT (1Ch)

Bit	7	6	5	4	3	2	1	0	
Symbol		LD020	NSLOT		LDO2SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1	

LDO3_SLOT (1Dh)

Bit	7	6	5	4	3	2	1	0	
Symbol		LDO30	NSLOT		LDO3SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1	

Ver.1.0

LDO4_SLOT (1E)

Bit	7	6	5	4	3	2	1	0	
Symbol		LDO40	NSLOT		LDO4SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1	

LDO5_SLOT (1F)

Bit	7	6	5	4	3	2	1	0	
Symbol		LDO50	NSLOT		LDO5SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1	

PSO0_SLOT (25h)

Bit	7	6	5	4	3	2	1	0	
Symbol		PSO00	NSLOT		PSO0SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1	

PSO1_SLOT (26h)

Bit	7	6	5	4	3	2	1	0
Symbol		PSO10	NSLOT			PSO1SI	LPSLOT	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1

PSO2 SLOT (27h)

Bit	7	6	5	4	3	2	1	0
Symbol	PSO2ONSLOT			PSO2SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1

PSO3_SLOT (28h)

Bit	7	6	5	4	3	2	1	0
Symbol	PSO3ONSLOT			PSO3SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1

LDORTC1_SLOT (2Ah)

Bit	7	6	5	4	3	2	1	0
Symbol	LDORTC1ONSLOT			LDORTC1SLPSLOT				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	by OTP	by OTP	by OTP	by OTP	1	1	1	1

Bit [7:4]: ***ONSLOT (***=DC1-4, LDO1-5, LDORTC1, PSO0-3)

Setting the on/off timing of power-on/off sequence

Bit [3:0]: ***SLPSLOT (***=DC1-4, LDO1-5, LDORTC1, PSO0-3)

Setting the on/off timing of sleep entry/exit sequence

The following restrictions exist.

If the value of DC1-4/LDO1-5ONSLOT registers is Fh, the control of DCDCx/LDOxEXON pins are disabled in Parts Mode.

***SLOT[3:0]	Power-on/off sequence time slot number Sleep entry/exit sequer time slot number				
0000	Slo	ot _0			
0001	Slo	ot _1			
0010	Slo	ot _2			
0011	Slo	ot _3			
0100	Slot _4				
i i		1			
1010	Slo	t _10			
1011	Slo	t _11			
1100	Slo	t_12			
1101	Slot _13				
1110	Slot _14				
1111	Default Off	The state in POWERON state is maintained			

Page 63

NO. EA-543-200205

12.5 DCDC

12.5.1 DC1CTL: DCDC1 Control Register (Address 2Ch)

Bit	7	6	5	4	3	2	1	0
Symbol	DC1MODE	E_SLP[1:0]	DC1MC	DE[1:0]	-	-	DC1DIS	DC1EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	1	By OTP

Bit [7:6]: DC1MODE_SLP[1:0]

DCDC1 mode setting bit at the SLEEP state

Bit [5:4]: DC1MODE[1:0]

DCDC1 mode setting bit at the POWERON state


00: Auto mode 01: PWM mode 10: PSM mode 11: Auto mode

Bit [1]: DC1DIS

DCDC1 discharge control bit

0: Off

1: On (This bit is invalid when DCDC1 state is on.)



Bit [0]: DC1EN

DCDC1 enable bit

- 0: Disabled
- 1: Enabled

The initial value of this register depends on the initial value of DC1ONSLOT register and Mode setting.

The initial value of DC1ONSLOT register and Mode setting are set by OTP.

·Normal Mode

DC1ONSLOT = Fh: DC1EN = 0b DC1ONSLOT = 0h-Eh: DC1EN = 1b

·Parts Mode

DC1EN = 1b

12.5.2 DC1CTL2: DCDC1 Control2 Register (Address 2Dh)

Bit	7	6	5	4	3	2	1	0
Symbol	(rese	rved)	DC1SI	R[1:0]	-	DC1LI	M[1:0]	DC1 LIMSDEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	0	0	0	By OTP	By OTP	By OTP

Bit [7:6]: reserved

These bits are reserved. Writing these bits are prohibited.

Bit [5:4]: DC1SR

DCDC1 ramp rate of output voltage setting bit. Writing this register is prohibited during the ramp control.

DC1SR[1:0]	Voltage Slope
00	14 mV / us (default)
01	7 mV / us
10	3.5 mV / us
11	Prohibited

Bit [2:1]: DC1LIM

DCDC1 minimum current limit setting bit

DC1LIM[1:0]	Current Limit
00	No Limit
01	3.2A
10	3.7A
11	4.0A

The default current can be set up all the above register values by OTP.

Bit [0]: DC1LIMSDEN

Enable shutdown function from the current limit detection of DCDC1.

The current limit detection is to continue exceeding limit current during 2ms.

0: Disabled

1: Enabled

The initial value of this register depends on Mode setting. Mode setting is set by OTP.

·Normal Mode

DC1LIMSDEN = 1b

·Parts Mode

DC1LIMSDEN = 0b

12.5.3 DC2CTL: DCDC2 Control Register (Address 2Eh)

Bit	7	6	5	4	3	2	1	0
Symbol	DC2MODE	_SLP[1:0]	DC2MO	DE[1:0]	-	-	DC2DIS	DC2EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	1	By OTP

Bit [7:6]: DC2MODE_SLP[1:0]

DCDC2 mode setting bit at the SLEEP state

Bit [5:4]: DC2MODE[1:0]

DCDC2 mode setting bit at the POWERON state


00: Auto mode 01: PWM mode 10: PSM mode 11: Auto mode

Bit [1]: DC2DIS

DCDC2 discharge control bit

0: Off

1: On (This bit is invalid when DCDC2 state is on.)



Bit [0]: DC2EN

DCDC2 enable bit

0: Disabled

1: Enabled

The initial value of this register depends on the initial value of DC2ONSLOT register and Mode setting. The initial value of DC2ONSLOT register and Mode setting are set by OTP.

·Normal Mode

DC2ONSLOT = Fh: DC2EN = 0b DC2ONSLOT = 0h-Eh: DC2EN = 1b

·Parts Mode

DC2EN = 1b

Page **66**

NO. EA-543-200205

12.5.4 DC2CTL2: DCDC2 Control2 Register (Address 2Fh)

Bit	7	6	5	4	3	2	1	0
Symbol	(rese	erved)	DC2S	R[1:0]	-	DC2LI	M[1:0]	DC2 LIMSDEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	0	0	0	By OTP	By OTP	By OTP

Bit [7:6]: reserved

These bits are reserved. Writing these bits are prohibited.

Bit [5:4]: DC2SR

DCDC2 ramp rate of output voltage setting bit. Writing this register is prohibited during the ramp control.

DC2SR[1:0]	Voltage Slope
00	14 mV / us (default)
01	7 mV / us
10	3.5 mV / us
11	Prohibited

Bit [2:1]: DC2LIM

DCDC2 minimum current limit setting bit

DC2LIM[1:0]	Current Limit
00	No Limit
01	3.2A
10	3.7A
11	4.0A

The default current can be set up all the above register values by OTP.

Bit [0]: DC2LIMSDEN

Enable shutdown function from the current limit detection of DCDC2.

The current limit detection is to continue exceeding limit current during 2ms.

- 0: Disabled
- 1: Enabled

The initial value of this register depends on Mode setting. Mode setting is set by OTP.

·Normal Mode

DC2LIMSDEN = 1b

·Parts Mode

DC2LIMSDEN = 0b

12.5.5 DC3CTL: DCDC3 Control Register (Address 30h)

Bit	7	6	5	4	3	2	1	0
Symbol	DC3MODE	E_SLP[1:0]	DC3MODE[1:0]		-	-	DC3DIS	DC3EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	1	By OTP

Bit [7:6]: DC3MODE_SLP[1:0]

DCDC3 mode setting bit at the SLEEP state

Bit [5:4]: DC3MODE[1:0]

DCDC3 mode setting bit at the POWERON state


00: Auto mode 01: PWM mode 10: PSM mode 11: Auto mode

Bit [1]: DC3DIS

DCDC3 discharge control bit

0: Off

1: On (This bit is invalid when DCDC3 state is on.)



Bit [0]: DC3EN

DCDC3 enable bit

- 0: Disabled
- 1: Enabled

The initial value of this register depends on the initial value of DC3ONSLOT register and Mode setting. The initial value of DC3ONSLOT register and Mode setting are set by OTP.

·Normal Mode

DC3ONSLOT = Fh: DC3EN = 0b DC3ONSLOT = 0h-Eh: DC3EN = 1b

·Parts Mode

DC3EN = 1b

12.5.6 DC3CTL2: DCDC3 Control2 Register (Address 31h)

Bit	7	6	5	4	3	2	1	0
Symbol	(rese	rved)	DC3S	R[1:0]	-	DC3LIM[1:0]		DC3 LIMSDEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	0	0	0	By OTP	By OTP	By OTP

Bit [7:6]: reserved

These bits are reserved. Writing these bits are prohibited.

Bit [5:4]: DC3SR

DCDC3 ramp rate of output voltage setting bit. Writing this register is prohibited during the ramp control.

DC3SR[1:0]	Voltage Slope
00	14 mV / us (default)
01	7 mV / us
10	3.5 mV / us
11	Prohibited

Bit [2:1]: DC3LIM

DCDC3 minimum current limit setting bit

DC3LIM[1:0]	Current Limit
00	No Limit
01	2.3A
10	2.8A
11	3.2A

The default current can be set up all the above register values by OTP.

Bit [0]: DC3LIMSDEN

Enable shutdown function from the current limit detection of DCDC3.

The current limit detection is to continue exceeding limit current during 2ms.

- 0: Disabled
- 1: Enabled

The initial value of this register depends on Mode setting. Mode setting is set by OTP.

·Normal Mode

DC3LIMSDEN = 1b

·Parts Mode

DC3LIMSDEN = 0b

12.5.7 DC4CTL: DCDC4 Control Register (Address 32h)

Bit	7	6	5	4	3	2	1	0
Symbol	DC4MODE	E_SLP[1:0]	DC4MODE[1:0]		-	-	DC4DIS	DC4EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	1	By OTP

Bit [7:6]: DC4MODE_SLP[1:0]

DCDC4 mode setting bit at the SLEEP state

Bit [5:4]: DC4MODE[1:0]

DCDC4 mode setting bit at the POWERON state


00: Auto mode 01: PWM mode 10: PSM mode 11: Auto mode

Bit [1]: DC4DIS

DCDC4 discharge control bit

0: Off

1: On (This bit is invalid when DCDC4 state is on.)



Bit [0]: DC4EN

DCDC4 enable bit

- 0: Disabled
- 1: Enabled

The initial value of this register depends on the initial value of DC4ONSLOT register and Mode setting. The initial value of DC4ONSLOT register and Mode setting are set by OTP.

·Norma Mode

DC4ONSLOT = Fh: DC4EN = 0b DC4ONSLOT = 0h-Eh: DC4EN = 1b

·Parts Mode

DC4EN = 1b

12.5.8 DC4CTL2: DCDC4 Control2 Register (Address 33h)

Bit	7	6	5	4	3	2	1	0
Symbol	(rese	rved)	DC4S	R[1:0]	-	DC4LIM[1:0]		DC4 LIMSDEN
R/W	R/W	R/W	R/W	R/W R/W		R/W	R/W	R/W
Default	By OTP	By OTP	0	0	0	By OTP	By OTP	By OTP

Bit [7:6]: reserved

These bits are reserved. Writing these bits are prohibited.

Bit [5:4]: DC4SR

DCDC4 ramp rate of output voltage setting bit. Writing this register is prohibited during the ramp control.

DC4SR[1:0]	Voltage Slope
00	14 mV / us (default)
01	7 mV / us
10	3.5 mV / us
11	Prohibited

Bit [2:1]: DC4LIM

DCDC4 minimum current limit setting bit

DC4LIM[1:0]	Current Limit
00	No Limit
01	2.3A
10	2.8A
11	3.2A

The default current can be set up all the above register values by OTP.

Bit [0]: DC4LIMSDEN

Enable shutdown function from the current limit detection of DCDC4.

The current limit detection is to continue exceeding limit current during 2ms.

- 0: Disabled
- 1: Enabled

The initial value of this register depends on Mode setting. Mode setting is set by OTP.

·Normal Mode

DC4LIMSDEN = 1b

·Parts Mode

DC4LIMSDEN = 0b

12.5.9 DC1DAC: DCDC1 Output Voltage Control Register (Address 36h)

Bit	7	6	5	4	3	2	1	0
Symbol		DC1DAC[7:0]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	By OTP	Ву ОТР	By OTP	By OTP	0	0

12.5.10 DC2DAC: DCDC2 Output Voltage Control Register (Address 37h)

Bit	7	6	5	4	3	2	1	0
Symbol		DC2DAC[7:0]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	0

12.5.11 DC3DAC: DCDC3 Output Voltage Control Register (Address 38h)

Bit	7	6	5	4	3	2	1	0
Symbol		DC3DAC[7:0]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	0

12.5.12 DC4DAC: DCDC4 Output Voltage Control Register (Address 39h)

Bit	7	6	5	4	3	2	1	0
Symbol		DC4DAC[7:0]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	0

The default voltage can be set up from 0.6V to 3.5V in 50mV/step by OTP.

DCDCn Output Voltage Table (n:1 to 4, in 12.5mV step)

DCnDAC[7:0]	Output Voltage [V]
0000000 (00h)	0.6000
	:
0011000 (18h)	0.9000
	:
1011100 (5Ch)	1.7500
	:
11101000 (E8h)	3.5000
	Prohibit
11111111 (FFh)	Prohibit

12.5.13 DC1DAC_SLP: DCDC1 Output Voltage Control Register in Sleep (Address 3Bh)

Bit	7	6	5	4	3	2	1	0
Symbol	DC1DAC_SLP[7:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	0

12.5.14 DC2DAC_SLP: DCDC2 Output Voltage Control Register in Sleep (Address 3Ch)

Bit	7	6	5	4	3	2	1	0
Symbol	DC2DAC_SLP[7:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	0

12.5.15 DC3DAC_SLP: DCDC3 Output Voltage Control Register in Sleep (Address 3Dh)

Bit	7	6	5	4	3	2	1	0
Symbol	DC3DAC_SLP[7:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	0

12.5.16 DC4DAC_SLP: DCDC4 Output Voltage Control Register in Sleep (Address 3Eh)

Bit	7	6	5	4	3	2	1	0
Symbol	DC4DAC_SLP[7:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	0

The default voltage is set to the value of the DC1-4DAC register.

DCDCn Output Voltage Table (n:1 to 4, in 12.5mV step)

<u> </u>	•
DCnDAC_SLP[7:0]	Output Voltage [V]
0000000 (00h)	0.6000
	:
0011000 (18h)	0.9000
	:
1011100 (5Ch)	1.7500
	i i
11101000 (E8h)	3.5000
	Prohibit
11111111 (FFh)	Prohibit

12.5.17 DCIREN: DCDC Interrupt Enable Register (Address 40h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	•	•	EN_ DC4LIM	EN_ DC3LIM	EN_ DC2LIM	EN_ DC1LIM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit [3:0]: EN_DCnLIM (n=1, 2, 3, 4)

DCDCn current limit interrupt enable bit

0: Disabled

1: Enabled

12.5.18 DCIRQ: DCDC Interrupt Flag Register (Address 41h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	•	•	•	IR_ DC4LIM	IR_ DC3LIM	IR_ DC2LIM	IR_ DC1LIM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Each bit can be cleared by writing "0" but cannot be set by writing "1".

Bit [3:0]: IR_DCnLIM (n=1, 2, 3, 4)

DCDCn current limit flag bit

0: None

1: Requested

12.5.19 DCIRMON: DCDC Interrupt Monitor Register (Address 42h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	MON _ DC4LIM	MON _ DC3LIM	MON _ DC2LIM	MON_ DC1LIM
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

Bit [3:0]: MON_DCnLIM (n=1, 2, 3, 4)

DCDCn current limit interrupt monitor bit

0: Undetected

1: Detected

12.6 LDO

12.6.1 LDOEN1: LDOs On / Off Control Register (Address 44h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	LDO5EN	LDO4EN	LDO3EN	LDO2EN	LDO1EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	By OTP				

Bit [4:0]: LDOnEN (n=1, 2, 3, 4, 5)

LDOn on/off control bit

0: Off

1: On

The initial value of this register depends on the initial value of LDOnONSLOT register, the mode setting. The initial value of LDOnONSLOT register, the mode setting is set by OTP.

·Normal Mode

LDOnONSLOT = Fh: LDOnEN = 0bLDOnONSLOT = 0h-Eh: LDOnEN = 1b

·Parts Mode

LDOnEN = 1b

12.6.2 LDOEN2: LDOs On / Off Control Register (Address 45h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	LDORTC2 EN (1)	LDORTC1 EN (2)	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	By OTP	By OTP	0	0	0	0

Bit [5:4]: LDOnEN (n= RTC,RTC2)

LDOn on/off control bit

0: Off

1: On

The initial value of LDOnONSLOT register, Mode setting and Always-on setting are set by OTP.

· Always-on

LDORTC1EN = 1b (without dependence on Mode setting)

·Normal Mode

LDORTC1ONSLOT = Fh: LDORTC1EN = 0b LDORTC1ONSLOT = 0h-Eh: LDORTC1EN = 1b

⁽¹⁾ Writing to this bit is prohibited when GPIO2 pin is not set as LDORTC2 output.

⁽²⁾ The initial value of this register depends on the initial value of LDORTC1ONSLOT register, Mode setting and Alwayson setting.

12.6.3 LDODIS: LDOs On / Off Control Register (Address 46h)


Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	LDO5DIS	LDO4DIS	LDO3DIS	LDO2DIS	LDO1DIS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	1	1	1	1	1

Bit [4:0]: LDOnDIS (n=1, 2, 3, 4, 5)

LDOn discharge Tr on/off control bit

0: Off

1: On (This bit is invalid when LDOn state is on.)



12.6.4 LDO1DAC: LDO1 Output Voltage Control Register (Address 4Ch)

Bit	7	6	5	4	3	2	1	0		
Symbol	-		LDO1DAC							
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R		
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0		

12.6.5 LDO2DAC: LDO2 Output Voltage Control Register (Address 4Dh)

Bit	7	6	5	4	3	2	1	0		
Symbol	-		LDO2DAC							
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R		
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0		

The default voltage can be set up from 0.9V to 3.5V in 50mV/step by OTP.

LDO1 / 2 Output Voltage Table (in 50mV step)

LDOnDAC[6:0]	Output Voltage [V]
0000000 (00h)	0.900
0000010 (02h)	0.950
0100100 (24h)	1.800
1101000 (68h)	3.500
	Prohibit
1111110 (7Eh)	Prohibit

12.6.6 LDO3DAC: LDO3 Output Voltage Control Register (Address 4Eh)

Bit	7	6	5	4	3	2	1	0	
Symbol	-		LDO3DAC						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R	
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	

The default voltage can be set up from 0.6V to 3.5V in 50mV/step by OTP.

LDO3 Output Voltage (in 50mV step)

LDO3 Output voita	ge (iii com v step)
LDO3DAC[6:0]	Output Voltage [V]
0000000 (00h)	0.600
0000010 (02h)	0.650
0110000 (30h)	1.800
1110100 (74h)	3.500
	Prohibit
1111110 (7Eh)	Prohibit

12.6.7 LDO4DAC: LDO4 Output Voltage Control Register (Address 4Fh)

Bit	7	6	5	4	3	2	1	0	
Symbol	-		LDO4DAC						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R	
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	

12.6.8 LDO5DAC: LDO5 Output Voltage Control Register (Address 50h)

Bit	7	6	5	4	3	2	1	0	
Symbol	-		LDO5DAC						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R	
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	

The default voltage can be set up from 0.9V to 3.5V in 50mV/step by OTP.

LDO4 / 5 Output Voltage (in 50mV step)

LDOnDAC[6:0]	Output Voltage [V]
0000000 (00h)	0.900
0000010 (02h)	0.950
!	
0100100 (24h)	1.800
1	1
1101000 (68h)	3.500
i i	Prohibit
1111110 (7Eh)	Prohibit

12.6.9 LDORTCDAC: LDORTC Output Voltage Control Register (Address 56h)

Bit	7	6	5	4	3	2	1	0	
Symbol	-		LDORTCDAC						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R	
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	

LDORTC Output Voltage (in 50mV step)

LDORTCDAC[6:0]	Output Voltage [V]
0000000 (00h)	1.200
0000010 (02h)	1.250
	!
0011000 (18h)	1.800
	1
1011100 (5Ch)	3.500
:	Prohibit
1111110 (7Eh)	Prohibit

The default voltage can be set up from 1.2V to 3.5V in 50mV/step by OTP.

12.6.10 LDORTC2DAC: LDORTC2 Output Voltage Control Register (Address 57h)

Bit	7	6	5	4	3	2	1	0	
Symbol	-		LDORTC2DAC						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R	
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	

The default voltage can be set up from 0.9V to 3.5V in 50mV/step by OTP.

LDORTC2 Output Voltage (in 50mV step)

LDORTC2DAC[6:0]	Output Voltage [V]
0000000 (00h)	0.900
0000010 (02h)	0.950
0100100 (24h)	1.800
	i
1101000 (68h)	3.500
	Prohibit
1111110 (7Eh)	Prohibit

12.6.11 LDO1DAC_SLP: LDO1 Output Voltage Control Register in Sleep (Address 58h)

Bit	7	6	5	4	3	2	1	0	
Symbol	-		LDO1DAC_SLP[6:0]						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R	
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	

12.6.12 LDO2DAC_SLP: LDO2 Output Voltage Control Register in Sleep (Address 59h)

Bit	7	6	5	4	3	2	1	0	
Symbol	-		LDO2DAC_SLP[6:0]						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R	
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	

The default voltage is set to the value of the LDOnDAC register.

LDO1 / 2 Output Voltage (in 50mV step)

	<u> </u>
LDOnDAC_SLP[6:0]	Output Voltage [V]
0000000 (00h)	0.900
0000010 (02h)	0.950
	1
0100100 (24h)	1.800
	1
1101000 (68h)	3.500
	Prohibit
1111110 (7Eh)	Prohibit

12.6.13 LDO3DAC_SLP: LDO3 Output Voltage Control Register in Sleep (Address 5Ah)

Bit	7	6	5	4	3	2	1	0	
Symbol	-		LDO3DAC_SLP[6:0]						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R	
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	

The default voltage is set to the value of the LDO3DAC register.

LDO3 Output Voltage (in 50mV step)

LDO3DAC_SLP[6:0]	Output Voltage [V]
0000000 (00h)	0.600
0000010 (02h)	0.650
0110000 (30h)	1.800
	i
1110100 (74h)	3.500
	Prohibit
1111110 (7Eh)	Prohibit

12.6.14 LDO4DAC_SLP: LDO4 Output Voltage Control Register in Sleep (Address 5Bh)

Bit	7	6	5	4	3	2	1	0	
Symbol	-		LDO4DAC_SLP[6:0]						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R	
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0	

12.6.15 LDO5DAC_SLP: LDO5 Output Voltage Control Register in Sleep (Address 5Ch)

Bit	7	6	5	4	3	2	1	0			
Symbol	-		LDO5DAC_SLP[6:0]								
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R			
Default	0	By OTP	By OTP	By OTP	By OTP	By OTP	By OTP	0			

The default voltage is set to the value of the LDOnDAC register.

LDO4 / 5 Output Voltage (in 50mV step)

LDOnDAC_SLP[6:0]	Output Voltage [V]
0000000 (00h)	0.900
0000010 (02h)	0.950
1	
0100100 (24h)	1.800
!	i
1101000 (68h)	3.500
:	Prohibit
1111110 (7Eh)	Prohibit

12.7 GPIO

12.7.1 IOSEL: GPIO Direction Setting Register (Address 90h)

IOSEL register can set the input/output of GPIO pin. Writing "0" in the register, the corresponding pin becomes input pin, and becomes output pin when writing "1".

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IO03	IO02	IO01	IO00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit	Symbol	R/W	Function	1	0	Initial Value
3	IO03	R/W	GPI03 Direction Setting bit	Output	Input	0
2	IO02	R/W	GPI02 Direction Setting bit	Output	Input	0
1	IO01	R/W	GPI01 Direction Setting bit	Output	Input	0
0	IO00	R/W	GPI00 Direction Setting bit	Output	Input	0

Note*1: IO03 – IO00 are invalid when PSO (1) mode.

12.7.2 IOOUT: GPIO Output Signal Register (Address 91h)

IOOUT register can set "L" or "Hi-Z" of GPIO pin when GP pin is set as output.

By writing "0" in IOOUT register, the corresponding pin outputs "L" and becomes "Hi-Z" by writing "1".

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IOOUT03	IOOUT02	IOOUT01	IOOUT00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit	Symbol	R/W	Function	1	0	Initial Value
3	IOOUT03	R/W	GPI03 Output Setting bit	Н	L	0
2	IOOUT02	R/W	GPI02 Output Setting bit	Н	L	0
1	IOOUT01	R/W	GPI01 Output Setting bit	Н	L	0
0	IOOUT00	R/W	GPI00 Output Setting bit	Н	L	0

Note*1: Valid only in the output mode.

Note*2: When the output circuit is set as Nch open drain by OTP, the output of GP pin becomes not "H" but "Hi-Z".

RICOH ©2014-2020

⁽¹⁾ PSO: Power-on Signal Output for the external devices.

12.7.3 GPEDGE1: GPIO Interrupt Detection Type Setting Register (Address 92h)

GPEDGE register can set GPIO interrupt detection type.

Bit	7	6	5	4	3	2	1	0
Symbol	EDGE03		EDGE02		EDGE01		EDGE00	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit	Symbol	R/W	Function	1	0	Initial Value
7-6	EDGE03	R/W	GPI03 Interrupt Detection Type Setting bit	As below		00
5-4	EDGE02	R/W	GPI02 Interrupt Detection Type Setting bit	As below		00
3-2	EDGE01	R/W	GPI01 Interrupt Detection Type Setting bit	As below		00
1-0	EDGE00	R/W	GPI00 Interrupt Detection Type Setting bit	As below		00

EDGE*[1:0]	Detection Function
00	Level (default)
01	Rising Edge
10	Falling Edge
11	Both Edge

12.7.4 EN_GPIR: Interrupt Enable Register (Address 94h)

Writing "1" enables the interrupt request.

Bit	7	6	5	4	3	2	1	0
Symbol	•	-	ı	ı	EN_ GP03IR	EN_ GP02IR	EN_ GP01IR	EN_ GP00IR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit	Symbol	R/W	Function	1	0	Initial Value
3	EN_GP03IR	R/W	GPI03 interrupt enable bit	Enable	Disable	0
2	EN_GP02IR	R/W	GPI02 interrupt enable bit	Enable	Disable	0
1	EN_GP01IR	R/W	GPI01 interrupt enable bit	Enable	Disable	0
0	EN_GP00IR	R/W	GPI00 interrupt enable bit	Enable	Disable	0

12.7.5 IR_GPR: Rising Edge Interrupt Request Register (Address 95h)

In the rising edge or both edge mode, IR_GPR register can monitor the interrupt request of rising edge.

The register is cleared by writing "0" in the corresponding bit but cannot be set by writing "1".

The function above-mentioned is operated in level mode as well.

However, it cannot be cleared while the interrupt request signal is "H".

Bit	7	6	5	4	3	2	1	0
Symbol	_	_		IR_	IR_	IR_	IR_	
Symbol	_	_		-	GP03R	GP02R	GP01R	GP00R
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit	Symbol	R/W	Function	1		Initial Value
3	IR_GP03R	R/W	GPI03 Rising Edge Interrupt Request bit	Requested	None	0
2	IR_GP02R	R/W	GPI02 Rising Edge Interrupt Request bit	Requested	None	0
1	IR_GP01R	R/W	GPI01 Rising Edge Interrupt Request bit	Requested	None	0
0	IR_GP00R	R/W	GPI00 Rising Edge Interrupt Request bit	Requested	None	0

12.7.6 IR_GPF: Falling Edge Interrupt Request Register (Address 96h)

In the falling edge or both edge mode, IR_GPF can monitor the interrupt request of falling edge. It is cleared by writing "0" corresponding bit but cannot be set by writing "1".

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	ı		IR_ GP03F	IR_ GP02F	IR_ GP01F	IR_ GP00F
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit	Symbol	R/W	Function	Function 1		Initial Value
3	IR_GP03F	R/W	GPI03 Falling Edge Interrupt Request bit	Requested	None	0
2	IR_GP02F	R/W	GPI02 Falling Edge Interrupt Request bit	Requested	None	0
1	IR_GP01F	R/W	GPI01 Falling Edge Interrupt Request bit	Requested	None	0
0	IR_GP00F	R/W	GPI00 Falling Edge Interrupt Request bit	Requested	None	0

12.7.7 MON_IOIN: GPIO Input Signal Read Register (Address 97h)

MON_IOIN register can monitor the debounced signal from GP pin.

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	MON_ IOIN03	MON_ IOIN02	MON_ IOIN01	MON_ IOIN00
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	Undefined	Undefined	Undefined	Undefined

Bit	Symbol	R/W	Function	1	0	Initial Value
3	MON_IOIN03	R	GPI03 input status bit	Н	L	-
2	MON_IOIN02	R	GPI02 input status bit	Н	L	-
1	MON_IOIN01	R	GPI01 input status bit	Н	L	-
0	MON_IOIN00	R	GPI00 input status bit	Н	L	-

12.7.8 GPLED_FUNC: LED Function Setting Register (Address 98h)

When set to LED function, GPIO0 and GPIO1 can be changed type of flicker for LED.

Bit	7	6	5	4	3	2	1	0
Symbol	-	GP1_ LEDMODE	GP1_LEDFUNC[1:0]		-	GP0_ LEDMODE	GP0_LEDFUNC[1:0]	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	By OTP	0	0	0	By OTP	0	0

Bit	Symbol	R/W	Function	1	0	Initial Value
6	GP1_LEDMODE	R/W	GP1 LED_MODE Select bit	As below		OTP
5-4	GP1_LEDFUNC	R/W	GP1 Type of Flicker Select bit	AS D	elow	0
2	GP0_LEDMODE	R/W	GP0 LED_MODE Select bit	A 1 1		OTP
1-0	GP0_LEDFUNC	R/W	GP0 Type of Flicker Select bit	As below		0

	Power-On/Off status		GPIO
LED Mode (GP*_LEDMODE bit)	or Flicker Control (GP*_LEDFUNC bit)	Mode	Flicker Type
0	Power-Off	POWERON/OFF	Off
U	Power-On	function	Always Turn-On
	00b		Off
1	01b	LED function	1Hz Flicker (25% Turn-on)
ļ ,	10b	LED IUNCUON	4Hz Flicker (25% Turn-on)
	11b		Always Turn-on

12.8 INTC

12.8.1 INTPOL: Interrupt Polarity Register (Address 9Ch)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	INTPOL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit 0: INTPOL

INTB pin polarity 0: Low-active 1: High-active

12.8.2 INTEN: Interrupt Output Control Register (Address 9Dh)

Bit	7	6	5	4	3	2	1	0
Symbol	_		-	GPIO			DCDC	SYSTEM
Symbol	-	_	_	IREN		•	IREN	IREN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit [4]: GPIOIREN

GPIO interrupt enable

0: Disabled1: Enabled

Bit [1]: DCDCIREN

DCDC interrupt enable

0: Disabled1: Enabled

Bit [0]: SYSTEMIREN

SYSTEM interrupt enable

0: Disabled

1: Enabled

12.8.3 INTMON: Interrupt Monitor Register (Address 9Eh)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	WDG	GPIO	_	_	DCDC	SYSTEM
Symbol			IRM	IRM			IRM	IRM
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

Bit [5]: WDGIRM

Watchdog interrupt flag monitor

0: None

1: Requested

Bit [4]: GPIOIRM

GPIO interrupt flag monitor

0: None

1: Requested

Bit [1]: DCDCIRM

DCDC interrupt flag monitor

0: None

1: Requested

Bit [0]: SYSTEMIRM

SYSTEM interrupt flag monitor

0: None

1: Requested

12.9 SYSTEM OPTION

12.9.1 PREVINDAC: PREVINDET Detection Voltage Setting Register (Address B0h)

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	PREVIN DACH		EVIN [1:0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	By OTP	Ву ОТР	By OTP

The default voltage can be set up by OTP.

Bit [2]: PREVINDACH

Setting the detection voltage to PREVINDET

Bit [1:0]: PREVINDAC

Setting the detection voltage to PREVINDET

PREVINDET Output Voltage

PREVINDACH	PREVINDAC[1:0]	Detection Voltage [V]
0	00 (0h)	2.75(↑) / 2.7(↓)
0	01 (1h)	2.85(↑) / 2.8(↓)
0	10 (2h)	2.95(↑) / 2.9(↓)
0	11 (3h)	3.05(↑) / 3.0(↓)
1	00 (0h)	3.30(↑) / 3.2(↓)
1	01 (1h)	3.40(↑) / 3.3(↓)
1	10 (2h)	3.50(↑) / 3.4(↓)
1	11 (3h)	3.60(↑) / 3.5(↓)

12.9.2 OVTEMP: Overheat Detection Temperature Setting Register (Address BCh)

This register sets the detected temperature for Overheat temperature.

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	OVTEN	MP[1:0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	Ву	OTP

Bit [1:0]: OVTEMP[1:0]

Setting the detected temperature at overheat detection.

OVTEMP[1:0]	Temperature [°C] (Detection / Recovery)
00 (0h)	105 / 85
01 (1h)	115 / 95
10 (2h)	125 /105
11 (3h)	135 / 115

Ver. A

The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

Measurement Conditions

Item Measurement Conditions		
Environment	Mounting on Board (Wind Velocity = 0 m/s)	
Board Material	Glass Cloth Epoxy Plastic (Four-Layer Board)	
Board Dimensions	76.2 mm × 114.3 mm × 0.8 mm	
Copper Ratio	Outer Layer (First Layer): Less than 95% of 50 mm Square Inner Layers (Second and Third Layers): Approx. 100% of 50 mm Square Outer Layer (Fourth Layer): Approx. 100% of 50 mm Square	
Through-holes	φ 0.3 mm × 25 pcs	


Measurement Result

 $(Ta = 25^{\circ}C, Tjmax = 125^{\circ}C)$


Item	Measurement Result
Power Dissipation	3800 mW
Thermal Resistance (θja)	θja = 26°C/W
Thermal Characterization Parameter (ψjt)	ψjt = 10°C/W

 θ ja: Junction-to-ambient thermal resistance.

ψjt: Junction-to-top of package thermal characterization parameter




Power Dissipation vs. Ambient Temperature



Measurement Board Pattern

Ver. A



QFN0707-48-P25 Package Dimensions (Unit:mm)

i

^{*}The tab on the bottom of the package shown by blue circle is a substrate potential (GND). This tab must be connected to the ground plane on the board.

Ver. 1.00

RN5T568 OTP CODE LIST (Mass Product Codes)

Produ	ct Name	RN5T568C	RN5T568S	RN5T568AD	RN5T568AV	RN5T568AZ	RN5T568BM ⁽¹⁾	RN5T568BN ⁽¹⁾	RN5T568BY
М	ode	Parts	Normal	Normal	Normal	Normal	Normal	Normal	Normal
Slot	Width		2ms	2ms	2ms	2ms	2ms	2ms	2ms
	DCDC1		1	1	1	1	0	1	0
	DCDC2		1	3	14	14	4	3	7
	DCDC3		3	2	14	14	6	1	4
	DCDC4	No Slot	5	Slot_Off	7	7	2	2	8
SLOT	LDO1	NO SIO	7	7	0	14	Slot_Off	3	Slot_Off
Number	LDO2		Slot_Off	8	8	7	Slot_Off	2	Slot_Off
Number	LDO3		9	9	Slot_Off	14	Slot_Off	4	7
	LDO4		9	11	14	14	Slot_Off	4	7
	LDO5		9	12	14	14	Slot_Off	4	7
	LDORTC1 /	Always On	Always On	Slot_Off	Always On	Always On	Always On	Always On	Slot_Off
	LDORTC2	Disable	Disable	Disable	Disable	Disable	Disable	Disable	Disable
	DCDC1	1.10	1.40	1.45	1.00	1.00	1.10	1.40	1.00
	DCDC2	1.10	1.40	1.35	3.30	3.30	3.30	1.20	2.50
	DCDC3	1.20	3.30	1.40	1.50	1.50	3.30	1.40	1.80
0	DCDC4	1.80	1.20	3.30	1.80	1.80	2.50	3.30	3.30
Output Voltage	LDO1	1.80	3.30	1.80	1.80	1.80	3.30	1.80	3.30
[V]	LDO2	3.30	3.30	3.30	3.30	3.30	2.50	3.30	1.80
[[,	LDO3	2.50	1.80	1.50	1.50	3.30	1.80	2.50	1.80
	LDO4	3.30	2.50	2.50	1.25	1.25	1.10	1.50	1.00
	LDO5	3.30	1.50	2.85	1.80	1.80	1.20	3.00	1.20
	LDORTC1	3.30	3.00	3.00	1.80	3.30	3.30	3.30	3.30
	LDORTC2	-	-	-	-	-	-	-	-
	GPIO0	-	ON_EXTIN	ON_EXTIN	ON_EXTIN	ON_EXTIN	ON_EXTIN	ON_EXTIN	ON_EXTIN
GPIO	GPIO1	-	LED	PSHOLD	LED	LED	LED	LED	LED
GPIO	GPIO2	-	PSHOLD	ONOB	GPIO	PSO2(Slot1)	PSO2(Slot1)	PSO2(Slot1)	PSO2(Slot1)
	GPIO3	-	HRESET	PSO3(Slot5)	PSHOLD	PSHOLD	PSHOLD	PSHOLD	PSHOLD

⁽¹⁾ Ready for Production

Ver. 1.00

RN5T568C OTP Settings

Parts mode, DCDC1-4 $F_{OSC} = 1.80MHz$

	OTP Function	Setting
	I2CSLV	2: 32h
	SLEEPPOL	0: Non-Inversion
	PWRONPOL	0: Non-Inversion
System	VINDAC	4: 3.0V
OTP	VINHYSSEL	1: 200mV
Setting	VINRRESET	1: ERSTB
	IODAC	1: 1.60V
		•
	PREVINDAC	6 :3.5(↑)/3.4(↓)
	OVTEMP	0: 105/85°C

Explanation:		
The settings of I2C slave address (A3-A1).		
SLEEP pin polarity selection (Default High active)		
PWRON pin polarity selection (Default High active)		

System Voltage Detection for Power-ON permit.
Hysteresis Voltage for VINDET (System Voltage Detection for Power-ON permit)
VINDAC/VINHYS Reset selection
VDDIO Voltage Detection (Power OFF factor)
System Voltage Pre-Detection (Interrupt output)
initial temperature of Overheat Detection(Interrupt output)

	OTP Function	Setting
GPIO	GPIO3POL	0: Non-Inversion
OTP	GPIO2POL	0: Non-Inversion
	GPIO1POL	0: Non-Inversion
setting	GPIO0POL	0: Non-Inversion

Explanation:	
GPIO3 input's polarity (Default High Active)	
GPIO2 input's polarity (Default High Active)	
GPIO1 input's polarity (Default High Active)	
GPIO0 input's polarity (Default High Active)	

	OTP Function	Setting
	LDORTC1AWON	1: AlwaysOn
	LDORTC1ONSLOT	0: Enable
	LDO5ONSLOT	0: Enable
Sequence,	LDO4ONSLOT	0: Enable
DCDC,	LDO3ONSLOT	0: Enable
LDO	LDO2ONSLOT	0: Enable
OTP	LDO10NSLOT	0: Enable
settings		
	DC4ONSLOT	0: Enable
	DC3ONSLOT	0: Enable
	DC2ONSLOT	0: Enable
	DC10NSLOT	0: Enable

OTP Function	Setting
LRTCDAC	3.30V
L5DAC	3.30V
L4DAC	3.30V
L3DAC	2.50V
L2DAC	3.30V
L1DAC	1.80V
DD4DAC	1.80V
DD3DAC	1.20V
DD2DAC	1.10V
DD1DAC	1.10V

Explanation
LDORTC1 Always-ON or I2C Control / Initial VOUT
The setting of initial ON/OFF for RTCLDO1 (Select "0:Enable" for AwaysON)
The setting of LDO5 Pin Control / Initial VOUT
The setting of LDO4 Pin Control / Initial VOUT
The setting of LDO3 Pin Control / Initial VOUT
The setting of LDO2 Pin Control / Initial VOUT
The setting of LDO1Pin Control / Initial VOUT

DD4LIM	1: 2.3A
DD3LIM	1: 2.3A
DD2LIM	1: 3.2A
DD1LIM	1: 3.2A

Pin control /VOUT /Limit Current
Pin control /VOUT /Limit Current
Pin control /VOUT /Limit Current
Pin control /VOUT /Limit Current

System Voltage Pre-Detection (Interrupt output) initial temperature of Overheat Detection(Interrupt output)

Ver. 1.00

RN5T568S OTP Settings

Normal mode, DCDC1-4 Fosc = 1.80MHz

	OTP Function	Setting
	I2CSLV	6: 36h
	ON_PRESS	2: 1sec
	SLEEPPOL	0: Non-Inversion
	PWRONPOL	1: Inversion
0		-
System OTP	VINDAC	2: 2.8V
	VINHYSSEL	0: 500mV
Setting	VINRRESET	1: ERSTB
	IODAC	0: 1.40V
	PREVINDAC	5: 3.4(↑)/3.3(↓)
	OVTEMP	2: 125/105°C

Explanation:
The settings of I2C slave address (A3-A1).
The setting of PWRON pin power-on long press timer.
SLEEP pin polarity selection (Default High active)
PWRON pin polarity selection (Default High active)
System Voltage Detection for Power-ON permit.
Hysteresis Voltage for VINDET (System Voltage Detection for Power-ON permit)
VINDAC/VINHYS Reset selection
VDDIO Voltage Detection (Power OFF factor)

	OTP Function	Setting	
	GP1PWR	1: VSYS	
	GP0PWR	1: VSYS	
	GPIO3POL	1: Inversion	
	GPIO2POL	0: Non-Inversion	
	GPIO1POL	0: Non-Inversion	
	GPIO0POL	0: Non-Inversion	
	GPI3TYPE	0: NMOS input	
	GPI2TYPE	0: NMOS input	
	GPI1TYPE	1: CMOS input	
	GPI0TYPE	0: NMOS input	
	GPO3TYPE	1: CMOS output	
	GPO2TYPE	1: CMOS output	
GPIO	GPO1TYPE	0: NOD output	
OTP	GPO0TYPE	1: CMOS output	
setting	GP3FUNC	12: HRESET	
	GP2FUNC	03: PSHOLD	
	GP1FUNC	0C: LED	
	GP0FUNC	08: ON_EXTIN	
	GP1LEDMODE	0: PWRON	
	GP0LEDMODE	0: PWRON	
	GP3CLKEN	0: Disable	
	GP2CLKEN	0: Disable	
	GP1CLKEN	0: Disable	
	GP0CLKEN	0: Disable	

Explanation:
GPIO1's Power Supply's selection (Related to GPIO function)
GPIO0's Power Supply's selection (Related to GPIO function)
GPIO3 input's polarity (Default High Active)
GPIO2 input's polarity (Default High Active)
GPIO1 input's polarity (Default High Active)
GPIO0 input's polarity (Default High Active)
GPIO3 input type selection
GPIO2 input type selection
GPIO1 input type selection
GPIO0 input type selection
GPIO3 output type selection
GPIO2 output type selection
GPIO1 output type selection
GPIO0 output type selection
GPIO3 function Selection (Please refer to GPIO APP NOTE)
GPIO2 function Selection (Please refer to GPIO APP NOTE)
GPIO1 function Selection (Please refer to GPIO APP NOTE)
GPIO0 function Selection (Please refer to GPIO APP NOTE)
LED function Selection (Power-on indication or Register control) (GPIO function need)
LED function Selection (Power-on indication or Register control) (GPIO function need)

	GP3CLKEN	0: Disable	Select Initial of the clock output control bit from GPIO3 (C32KOUT3) pin				
	GP2CLKEN	0: Disable	Select Initial of the clock output control bit from GPIO2 (C32KOUT2) pin				
	GP1CLKEN	0: Disable	Select Initial of the clock output control bit from GPIO1 (C32KOUT1) pin				
	GP0CLKEN	0: Disable	Select Initial of the clock output control bit from GPIO0 (C32KOUT0) pin				
ı	OTP Function	Setting	OTP Function	Setting	Explanation		
	OTP Function LDORTC2AWON	Setting 0: Register	OTP Function LRTC2DAC	Setting 0.90V	Explanation LDORTC2 Always-ON or I2C Control / Initial VOUT (GPIO2 function need)		
	LDORTC2AWON	0: Register	LRTC2DAC	0.90V	LDORTC2 Always-ON or I2C Control / Initial VOUT (GPIO2 function need)		
	LDORTC2AWON	0: Register	LRTC2DAC	0.90V	LDORTC2 Always-ON or I2C Control / Initial VOUT (GPIO2 function need)		

	O I F I diliction	Jetting
	LDORTC2AWON	0: Register
	LDORTC1AWON	1: AlwaysOn
	SLOTWID	1: 2.0ms
		-
	LDORTC1ONSLOT	0: Slot_0
	LDO5ONSLOT	9: Slot_9
	LDO4ONSLOT	9: Slot_9
	LD030NSL0T	9: Slot_9
Sequence,	LDO2ONSLOT	F: Slot_OFF
DCDC,	LDO10NSLOT	7: Slot_7
LDO		
OTP	DC4ONSLOT	5: Slot_5
settings	DC3ONSLOT	3: Slot_3
	DC2ONSLOT	1: Slot_1
	DC10NSLOT	1: Slot_1
	RESETHOLD	0: 0ms
	RESETSLOT	F: Slot_15
	PSO3ONSLOT	F: Slot_OFF
	PSO2ONSLOT	F: Slot_OFF
	PSO10NSLOT	F: Slot_OFF
	PSO0ONSLOT	F: Slot_OFF

		The setting of	RTCLDO1 P	ower-ON sequence slot time (Select "0:Slot_0" for AwaysO	
L5DAC	1.50V	The setting of	LDO5 Power	-ON sequence slot time / Initial VOUT	
L4DAC	2.50V	The setting of LDO4 Power-ON sequence slot time / Initial VOUT			
L3DAC	1.80V	The setting of LDO3 Power-ON sequence slot time / Initial VOUT			
L2DAC	3.30V	The setting of LDO2 Power-ON sequence slot time / Initial VOUT			
L1DAC	3.30V	The setting of LDO1 Power-ON sequence slot time / Initial VOUT			
				<u> </u>	
DD4DAC	1.20V	DD4LIM	2: 2.8A	Pon Seq. slot /VOUT /Limit Current	
DD3DAC	3.30V	DD3LIM	3: 3.2A	Pon Seq. slot /VOUT /Limit Current	
DD2DAC	1.40V	DD2LIM	3: 4.0A	Pon Seq. slot /VOUT /Limit Current	
DD1DAC	1.40V	DD1LIM	3: 4.0A	Pon Seq. slot /VOUT /Limit Current	
				,	

Reset output signal hold (Extend) time after Slot_15 (RESETO signal slot)
Reset output signal sequence slot
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)

Ver. 1.00

RN5T568AD OTP Settings

Normal mode, DCDC1-4 Fosc = 1.80MHz

	OTP Function	Setting
	I2CSLV	2: 32h
	ON_PRESS	2: 1sec
	SLEEPPOL	0: Non-Inversion
	PWRONPOL	0: Non-Inversion
System OTP	VINDAC	4: 3.0V
Setting	VINHYSSEL	1: 200mV
Setting	VINRRESET	1: ERSTB
	IODAC	1: 1.60V
	PREVINDAC	6 :3.5(↑)/3.4(↓)
	OVTEMP	2: 125/105°C

Explanation:	
The settings of I2C slave address (A3-A1).	
The setting of PWRON pin power-on long press timer.	
SLEEP pin polarity selection (Default High active)	
PWRON pin polarity selection (Default High active)	
System Voltage Detection for Power-ON permit.	
Hysteresis Voltage for VINDET (System Voltage Detection for Power-ON permit)	
VINDAC/VINHYS Reset selection	
VDDIO Voltage Detection (Power OFF factor)	

System Voltage Pre-Detection (Interrupt output)	
initial temperature of Overheat Detection(Interrupt output)	

	OTP Function	Setting
	GP1PWR	1: VSYS
	GP0PWR	1: VSYS
	GPIO3POL	0: Non-Inversion
	GPIO2POL	0: Non-Inversion
	GPIO1POL	0: Non-Inversion
	GPIO0POL	0: Non-Inversion
	GPI3TYPE	1: CMOS input
	GPI2TYPE	1: CMOS input
	GPI1TYPE	1: CMOS input
	GPI0TYPE	1: CMOS input
	GPO3TYPE	1: CMOS output
GPIO	GPO2TYPE	0: NOD output
OTP	GPO1TYPE	1: CMOS output
	GPO0TYPE	1: CMOS output
setting	GP3FUNC	01: PSO
	GP2FUNC	09: ONOB
	GP1FUNC	03: PSHOLD
	GP0FUNC	08: ON_EXTIN
	GP1LEDMODE	1: Register
	GP0LEDMODE	0: PWRON
	GP3CLKEN	0: Disable
	GP2CLKEN	0: Disable
	GP1CLKEN	0: Disable
	GP0CLKEN	0: Disable

Explanation:
GPIO1's Power Supply's selection (Related to GPIO function)
GPIO0's Power Supply's selection (Related to GPIO function)
GPIO3 input's polarity (Default High Active)
GPIO2 input's polarity (Default High Active)
GPIO1 input's polarity (Default High Active)
GPIO0 input's polarity (Default High Active)
GPIO3 input type selection
GPIO2 input type selection
GPIO1 input type selection
GPIO0 input type selection
GPIO3 output type selection
GPIO2 output type selection
GPIO1 output type selection
GPIO0 output type selection
GPIO3 function Selection (Please refer to GPIO APP NOTE)
GPIO2 function Selection (Please refer to GPIO APP NOTE)
GPIO1 function Selection (Please refer to GPIO APP NOTE)
GPIO0 function Selection (Please refer to GPIO APP NOTE)

Select Initial of the clock output control bit from GPIO3 (C32KOUT3) pin
Select Initial of the clock output control bit from GPIO2 (C32KOUT2) pin
Select Initial of the clock output control bit from GPIO1 (C32KOUT1) pin
Select Initial of the clock output control bit from GPIO0 (C32KOUT0) pin

	OTP Function	Setting
	LDORTC2AWON	0: Register
	LDORTC1AWON	0: Control
	SLOTWID	1: 2.0ms
	LDORTC1ONSLOT	F: Slot_OFF
	LDO5ONSLOT	C: Slot_12
	LDO4ONSLOT	B: Slot_11
	LD030NSL0T	9: Slot_9
Sequence,	LDO2ONSLOT	8: Slot_8
DCDC,	LDO10NSLOT	7: Slot_7
LDO		
OTP	DC4ONSLOT	F: Slot_OFF
settings	DC3ONSLOT	2: Slot_2
	DC2ONSLOT	3: Slot_3
	DC1ONSLOT	1: Slot_1
	RESETHOLD	0: 0ms
	RESETSLOT	E: Slot_14
	PSO3ONSLOT	5: Slot_5
	PSO2ONSLOT	F: Slot_OFF
	PSO10NSLOT	F: Slot_OFF
	PSO00NSLOT	F: Slot_OFF

OTP Function	Setting	Explanation	
LRTC2DAC	0.90V	LDORTC2 Always-ON or I2C Control / Initial VOUT (GPIO2 function need)	
LRTCDAC	3.00V	LDORTC1 Always-ON or I2C Control / Initial VOUT	
		Sequence Slot Timing Setting	
		The setting of RTCLDO1 Power-ON sequence slot time (Select "0:Slot_0" for AwaysON)	
L5DAC	2.85V	The setting of LDO5 Power-ON sequence slot time / Initial VOUT	
L4DAC	2.50V	The setting of LDO4 Power-ON sequence slot time / Initial VOUT	

LED function Selection (Power-on indication or Register control) (GPIO function need) LED function Selection (Power-on indication or Register control) (GPIO function need)

L5DAC	2.85V	The setting of LDO5 Power-ON sequence slot time / Initial VOUT			
L4DAC	2.50V	The setting of LDO4 Power-ON sequence slot time / Initial VOUT			
L3DAC	1.50V	The setting of LDO3 Power-ON sequence slot time / Initial VOUT			
L2DAC	3.30V	The setting of LDO2 Power-ON sequence slot time / Initial VOUT			
L1DAC	1.80V	The setting of L	The setting of LDO1 Power-ON sequence slot time / Initial VOUT		
DD4DAC	3.30V	DD4LIM	1: 2.3A	Pon Seq. slot /VOUT /Limit Current	
DD3DAC	1.40V	DD3LIM	1: 2.3A	Pon Seq. slot /VOUT /Limit Current	
DD2DAC	1.35V	DD2LIM	3: 4.0A	Pon Seq. slot /VOUT /Limit Current	
DD1DAC	1.45V	DD1LIM	1: 3.2A	Pon Seq. slot /VOUT /Limit Current	
				•	

Reset output signal hold (Extend) time after Slot_15 (RESETO signal slot)
Reset output signal sequence slot
Power-ON output signal sequence slot (GPIO PSO function need)
Power-ON output signal sequence slot (GPIO PSO function need)
Power-ON output signal sequence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)

DD3DAC

Ver. 1.00

RN5T568AV OTP Settings

Normal mode, DCDC1-4 Fosc = 1.50MHz

	OTP Function	Setting
	I2CSLV	2: 32h
	ON_PRESS	2: 1sec
	SLEEPPOL	0: Non-Inversion
	PWRONPOL	0: Non-Inversion
Country was		
System OTP	VINDAC	4: 3.0V
	VINHYSSEL	1: 200mV
Setting	VINRRESET	1: ERSTB
	IODAC	1: 1.60V
	PREVINDAC	6 :3.5(↑)/3.4(↓)
	OVTEMP	1: 115/95℃

Explanation:
The settings of I2C slave address (A3-A1).
The setting of PWRON pin power-on long press timer.
SLEEP pin polarity selection (Default High active)
PWRON pin polarity selection (Default High active)

System Voltage Detection for Power-ON permit.	
Hysteresis Voltage for VINDET (System Voltage Detection for Power-ON permit)	
VINDAC/VINHYS Reset selection	
VDDIO Voltage Detection (Power OFF factor)	
-	

System Voltage Pre-Detection (Interrupt output) initial temperature of Overheat Detection(Interrupt output)

	OTP Function	Setting
	GP1PWR	1: VSYS
	GP0PWR	1: VSYS
	GPIO3POL	0: Non-Inversion
	GPIO2POL	0: Non-Inversion
	GPIO1POL	0: Non-Inversion
	GPIO0POL	0: Non-Inversion
	GPI3TYPE	0: NMOS input
	GPI2TYPE	1: CMOS input
	GPI1TYPE	1: CMOS input
	GPI0TYPE	0: NMOS input
	GPO3TYPE	1: CMOS output
GPIO	GPO2TYPE	1: CMOS output
OTP	GPO1TYPE	1: CMOS output
	GPO0TYPE	1: CMOS output
setting	GP3FUNC	03: PSHOLD
	GP2FUNC	00: GPIO
	GP1FUNC	0C: LED
	GP0FUNC	08: ON_EXTIN
	GP1LEDMODE	0: PWRON
	GP0LEDMODE	0: PWRON
	GP3CLKEN	0: Disable
	GP2CLKEN	0: Disable
	GP1CLKEN	0: Disable
1	GP0CLKEN	0: Disable

Explanation:
GPIO1's Power Supply's selection (Related to GPIO function)
GPIO0's Power Supply's selection (Related to GPIO function)
GPIO3 input's polarity (Default High Active)
GPIO2 input's polarity (Default High Active)
GPIO1 input's polarity (Default High Active)
GPIO0 input's polarity (Default High Active)
GPIO3 input type selection
GPIO2 input type selection
GPIO1 input type selection
GPIO0 input type selection
GPIO3 output type selection
GPIO2 output type selection
GPIO1 output type selection
GPIO0 output type selection
GPIO3 function Selection (Please refer to GPIO APP NOTE)
GPIO2 function Selection (Please refer to GPIO APP NOTE)
GPIO1 function Selection (Please refer to GPIO APP NOTE)
GPIO0 function Selection (Please refer to GPIO APP NOTE)

LED function Selection (Power-on indication or Register control) (GPIO function fleed)
Select Initial of the clock output control bit from GPIO3 (C32KOUT3) pin
Select Initial of the clock output control bit from GPIO2 (C32KOUT2) pin
Select Initial of the clock output control bit from GPIO1 (C32KOUT1) pin
Select Initial of the clock output control bit from GPIO0 (C32KOUT0) pin

LED function Selection (Power-on indication or Register control) (GPIO function need)

	OTP Function	Setting
	LDORTC2AWON	0: Register
	LDORTC1AWON	1: AlwaysOn
	SLOTWID	1: 2.0ms
	LDORTC1ONSLOT	0: Slot_0
	LDO5ONSLOT	E: Slot_14
	LDO4ONSLOT	E: Slot_14
	LDO3ONSLOT	F: Slot_OFF
Sequence,	LDO2ONSLOT	8: Slot_8
DCDC,	LDO10NSLOT	0: Slot_0
LDO		
OTP	DC4ONSLOT	7: Slot_7
settings	DC3ONSLOT	E: Slot_14
	DC2ONSLOT	E: Slot_14
	DC1ONSLOT	1: Slot_1
	RESETHOLD	3: 128ms
	RESETSLOT	F: Slot_15
	PSO3ONSLOT	F: Slot_OFF
	PSO2ONSLOT	F: Slot_OFF
	PSO10NSLOT	F: Slot_OFF
	PSO00NSLOT	F: Slot_OFF

OTP Function	Setting	Explanation
LRTC2DAC	0.90V	LDORTC2 Always-ON or I2C Control / Initial VOUT (GPIO2 function need)
LRTCDAC	1.80V	LDORTC1 Always-ON or I2C Control / Initial VOUT
		Sequence Slot Timing Setting

The setting of RTCLDO1 Power-ON sequence slot time (Select "0:Slot_0" for AwaysON)
The setting of LDO5 Power-ON sequence slot time / Initial VOUT
The setting of LDO4 Power-ON sequence slot time / Initial VOUT
The setting of LDO3 Power-ON sequence slot time / Initial VOUT
The setting of LDO2 Power-ON sequence slot time / Initial VOUT
The setting of LDO1 Power-ON sequence slot time / Initial VOUT

	DD4LIM	2: 2.8A	Pon Seq. slot /VOUT /Limit Current
	DD3LIM	2: 2.8A	Pon Seq. slot /VOUT /Limit Current
	DD2LIM	2: 3.7A	Pon Seq. slot /VOUT /Limit Current
	DD1LIM	2: 3.7A	Pon Seq. slot /VOUT /Limit Current
	,		
time af	ter Slot_15 (RE	SETO sign	nal slot)

Reset output signal hold (Extend) time after Slot_15 (RESETO signal slot)
Reset output signal sequence slot
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal segence slot (GPIO PSO function need)

L5DAC L4DAC L3DAC L2DAC

L1DAC

DD4DAC DD3DAC DD2DAC DD1DAC 1.80V 1.25V 1.50V 3.30V

1.80V 1.50V 3.30V 1.00V

Ver. 1.00

RN5T568AZ OTP Settings

Normal mode, DCDC1-4 Fosc = 1.50MHz

	OTP Function	Setting
	I2CSLV	2: 32h
	ON_PRESS	2: 1sec
	SLEEPPOL	0: Non-Inversion
	PWRONPOL	0: Non-Inversion
System OTP	VINDAC	4: 3.0V
Setting	VINHYSSEL	1: 200mV
	VINRRESET	1: ERSTB
	IODAC	1: 1.60V
	PREVINDAC	6 :3.5(↑)/3.4(↓)
	OVTEMP	1: 115/95°C

Explanation:
The settings of I2C slave address (A3-A1).
The setting of PWRON pin power-on long press timer.
SLEEP pin polarity selection (Default High active)
PWRON pin polarity selection (Default High active)

System Voltage Detection for Power-ON permit.
Hysteresis Voltage for VINDET (System Voltage Detection for Power-ON permit)
VINDAC/VINHYS Reset selection
VDDIO Voltage Detection (Power OFF factor)

System Voltage Pre-Detection (Interrupt output) initial temperature of Overheat Detection(Interrupt output)

	OTP Function	Setting	
	GP1PWR	1: VSYS	
	GP0PWR	1: VSYS	
	GPIO3POL	0: Non-Inversion	
	GPIO2POL	0: Non-Inversion	
	GPIO1POL	0: Non-Inversion	
	GPIO0POL	0: Non-Inversion	
	GPI3TYPE	0: NMOS input	
	GPI2TYPE	1: CMOS input	
	GPI1TYPE	1: CMOS input	
	GPI0TYPE	0: NMOS input	
	GPO3TYPE	1: CMOS output	
GPIO	GPO2TYPE	1: CMOS output	
OTP	GPO1TYPE	1: CMOS output	
	GPO0TYPE	1: CMOS output	
setting	GP3FUNC	03: PSHOLD	
	GP2FUNC	01: PSO	
	GP1FUNC	0C: LED	
	GP0FUNC	08: ON_EXTIN	
	GP1LEDMODE	0: PWRON	
	GP0LEDMODE	0: PWRON	
	GP3CLKEN	0: Disable	
	GP2CLKEN	0: Disable	
	GP1CLKEN	0: Disable	
	GP0CLKEN	0: Disable	

Explanation:
GPIO1's Power Supply's selection (Related to GPIO function)
GPIO0's Power Supply's selection (Related to GPIO function)
GPIO3 input's polarity (Default High Active)
GPIO2 input's polarity (Default High Active)
GPIO1 input's polarity (Default High Active)
GPIO0 input's polarity (Default High Active)
GPIO3 input type selection
GPIO2 input type selection
GPIO1 input type selection
GPIO0 input type selection
GPIO3 output type selection
GPIO2 output type selection
GPIO1 output type selection
GPIO0 output type selection
GPIO3 function Selection (Please refer to GPIO APP NOTE)
GPIO2 function Selection (Please refer to GPIO APP NOTE)
GPIO1 function Selection (Please refer to GPIO APP NOTE)
GPIO0 function Selection (Please refer to GPIO APP NOTE)
LED function Selection (Power-on indication or Register control) (GPIO function need)

LED function selection (Power-on Indication of Register Control) (GPIO function need)
Select Initial of the clock output control bit from GPIO3 (C32KOUT3) pin
Select Initial of the clock output control bit from GPIO2 (C32KOUT2) pin
Select Initial of the clock output control bit from GPIO1 (C32KOUT1) pin
Select Initial of the clock output control bit from GPIO0 (C32KOUT0) pin

	OTP Function	Setting
	LDORTC2AWON	0: Register
	LDORTC1AWON	1: AlwaysOn
	SLOTWID	1: 2.0ms
	LDORTC1ONSLOT	0: Slot_0
	LDO5ONSLOT	E: Slot_14
	LDO4ONSLOT	E: Slot_14
	LDO3ONSLOT	E: Slot_14
Sequence,	LDO2ONSLOT	7: Slot_7
DCDC,	LDO10NSLOT	E: Slot_14
LDO OTP		
	DC4ONSLOT	7: Slot_7
settings	DC3ONSLOT	E: Slot_14
	DC2ONSLOT	E: Slot_14
	DC1ONSLOT	1: Slot_1
	RESETHOLD	3: 128ms
	RESETSLOT	F: Slot_15
	PSO3ONSLOT	F: Slot_OFF
	PSO2ONSLOT	1: Slot_1
	PSO10NSLOT	F: Slot_OFF
	PSO00NSLOT	F: Slot_OFF

OTP Function	Setting	Explanation
LRTC2DAC	0.90V	LDORTC2 Always-ON or I2C Control / Initial VOUT (GPIO2 function need)
LRTCDAC	3.30V	LDORTC1 Always-ON or I2C Control / Initial VOUT
		Sequence Slot Timing Setting

		The setting	g of RTCLDO1	Power-ON sequence slot time (Select "0:Slot_0" for AwaysON)		
L5DAC	1.80V	The setting	The setting of LDO5 Power-ON sequence slot time / Initial VOUT			
L4DAC	1.25V	The setting	The setting of LDO4 Power-ON sequence slot time / Initial VOUT			
L3DAC	3.30V	The setting	The setting of LDO3 Power-ON sequence slot time / Initial VOUT			
L2DAC	3.30V	The setting	The setting of LDO2 Power-ON sequence slot time / Initial VOUT			
L1DAC	1.80V	The setting	The setting of LDO1 Power-ON sequence slot time / Initial VOUT			
DD4DAC	1.80V	DD4LI	M 2: 2.8A	Pon Seq. slot /VOUT /Limit Current		
DD3DAC	1.50V	DD3LI	M 2: 2.8A	Pon Seq. slot /VOUT /Limit Current		
DD2DAC	3.30V	DD2LI	M 2: 3.7A	Pon Seq. slot /VOUT /Limit Current		
DD1DAC	1.00V	DD1LI	M 2: 3.7A	Pon Seq. slot /VOUT /Limit Current		

Reset output signal hold (Extend) time after Slot_15 (RESETO signal slot)
Reset output signal sequence slot
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)

initial temperature of Overheat Detection(Interrupt output)

GPIO0 function Selection (Please refer to GPIO APP NOTE)

Ver. 1.00

RN5T568BM OTP Settings

Normal mode, DCDC1-4 Fosc = 1.50MHz

	OTP Function	Setting
	I2CSLV	2: 32h
	ON_PRESS	2: 1sec
	SLEEPPOL	0: Non-Inversion
	PWRONPOL	0: Non-Inversion
System OTP Setting		
	VINDAC	4: 3.0V
	VINHYSSEL	1: 200mV
	VINRRESET	1: ERSTB
	IODAC	1: 1.60V
		-
	PREVINDAC	6 :3.5(↑)/3.4(↓)
	OVTEMP	1: 115/95℃

Explanation:	
The settings of I2C slave address (A3-A1).	
The setting of PWRON pin power-on long press timer.	
SLEEP pin polarity selection (Default High active)	
PWRON pin polarity selection (Default High active)	

System Voltage Detection for Power-ON permit.
Hysteresis Voltage for VINDET (System Voltage Detection for Power-ON permit)
VINDAC/VINHYS Reset selection
VDDIO Voltage Detection (Power OFF factor)
System Voltage Pre-Detection (Interrupt output)

	OTP Function	Setting
	GP1PWR	1: VSYS
	GP0PWR	1: VSYS
	GPIO3POL	0: Non-Inversion
	GPIO2POL	0: Non-Inversion
	GPIO1POL	0: Non-Inversion
	GPIO0POL	0: Non-Inversion
	GPI3TYPE	0: NMOS input
	GPI2TYPE	1: CMOS input
	GPI1TYPE	1: CMOS input
	GPI0TYPE	0: NMOS input
	GPO3TYPE	1: CMOS output
GPIO	GPO2TYPE	1: CMOS output
	GPO1TYPE	1: CMOS output
OTP	GPO0TYPE	1: CMOS output

planation:	
PIO1's Power Supply's selection (Related to GPIO function)	
PIO0's Power Supply's selection (Related to GPIO function)	
PIO3 input's polarity (Default High Active)	
PIO2 input's polarity (Default High Active)	
PIO1 input's polarity (Default High Active)	
PIO0 input's polarity (Default High Active)	
PIO3 input type selection	
PIO2 input type selection	
PIO1 input type selection	
PIO0 input type selection	
PIO3 output type selection	
PIO2 output type selection	
PIO1 output type selection	
PIO0 output type selection	
PIO3 function Selection (Please refer to GPIO APP NOTE)	
PIO2 function Selection (Please refer to GPIO APP NOTE)	
PIO1 function Selection (Please refer to GPIO APP NOTE)	

	GEOSTIFE	1. CiviO3 output
	GPO2TYPE	1: CMOS output
GPIO	GPO1TYPE	1: CMOS output
OTP	GPO0TYPE	1: CMOS output
setting	GP3FUNC	03: PSHOLD
	GP2FUNC	01: PSO
	GP1FUNC	0C: LED
	GP0FUNC	08: ON_EXTIN
	GP1LEDMODE	0: PWRON
	GP0LEDMODE	0: PWRON
		-
	GP3CLKEN	0: Disable
	GP2CLKEN	0: Disable
	GP1CLKEN	0: Disable

LED function Selection (Power-on indication or Register control) (GPIO function need)	
LED function Selection (Power-on indication or Register control) (GPIO function need)	

Select Initial of the clock output control bit from GPIO3 (C32KOUT3) pin	
Select Initial of the clock output control bit from GPIO2 (C32KOUT2) pin	
Select Initial of the clock output control bit from GPIO1 (C32KOUT1) pin	
Select Initial of the clock output control bit from GPIO0 (C32KOUT0) pin	

	OTP Function	Setting
	LDORTC2AWON	0: Register
	LDORTC1AWON	1: AlwaysOn
	SLOTWID	1: 2.0ms
		-
	LDORTC1ONSLOT	0: Slot_0
	LDO5ONSLOT	F: Slot_OFF
	LDO4ONSLOT	F: Slot_OFF
	LDO3ONSLOT	F: Slot_OFF
Sequence,	LDO2ONSLOT	F: Slot_OFF
DCDC,	LDO10NSLOT	F: Slot_OFF
LDO		
OTP	DC4ONSLOT	2: Slot_2
settings	DC3ONSLOT	6: Slot_6
	DC2ONSLOT	4: Slot_4
	DC1ONSLOT	0: Slot_0
	RESETHOLD	3: 128ms
	RESETSLOT	F: Slot_15
	PSO3ONSLOT	F: Slot_OFF
	PSO2ONSLOT	1: Slot_1
	PSO10NSLOT	F: Slot_OFF
	PSO0ONSLOT	F: Slot_OFF

L5DAC	1.20V
L4DAC	1.10V
L3DAC	1.80V
L2DAC	2.50V
L1DAC	3.30V
DD4DAC	2.50V
DD3DAC	3.30V
DD2DAC	3.30V
DD1DAC	1.10V

OTP Function Setting
LRTC2DAC 0.90V
LRTCDAC 3.30V

Explanation	
LDORTC2 Always-ON or I2C Control / Initial VOUT (GPIO2 function need)	
LDORTC1 Always-ON or I2C Control / Initial VOUT	

1.20V	
1.10V	
1.80V	
2.50V	
3.30V	
2.50V	
3.30V	
3.30V	

The setting of RTCLDO1 Power-ON sequence slot time (Select "0:Slot_0" for AwaysON)
The setting of LDO5 Power-ON sequence slot time / Initial VOUT
The setting of LDO4 Power-ON sequence slot time / Initial VOUT
The setting of LDO3 Power-ON sequence slot time / Initial VOUT
The setting of LDO2 Power-ON sequence slot time / Initial VOUT
The setting of LDO1 Power-ON sequence slot time / Initial VOUT

2: 2.8A
2: 2.8A
2: 3.7A
2: 3.7A

Sequence Slot Timing Setting

Pon Seq. slot /VOUT /Limit Current
Pon Seq. slot /VOUT /Limit Current
Pon Seq. slot /VOUT /Limit Current
Pon Seq. slot /VOUT /Limit Current

Ver. 1.00

RN5T568BN OTP Settings

Normal mode, DCDC1-4 Fosc = 1.50MHz

	OTP Function	Setting
	I2CSLV	2: 32h
	ON_PRESS	2: 1sec
	SLEEPPOL	0: Non-Inversion
	PWRONPOL	0: Non-Inversion
C		
System OTP	VINDAC	4: 3.0V
	VINHYSSEL	1: 200mV
Setting	VINRRESET	1: ERSTB
	IODAC	1: 1.60V
	PREVINDAC	6 :3.5(↑)/3.4(↓)
	OVTEMP	1: 115/95℃

Explanation:
The settings of I2C slave address (A3-A1).
The setting of PWRON pin power-on long press timer.
SLEEP pin polarity selection (Default High active)
PWRON pin polarity selection (Default High active)

System Voltage Detection for Power-ON permit.	
Hysteresis Voltage for VINDET (System Voltage Detection for Power-ON permit)	
VINDAC/VINHYS Reset selection	
VDDIO Voltage Detection (Power OFF factor)	

System Voltage Pre-Detection (Interrupt output) initial temperature of Overheat Detection(Interrupt output)

	OTP Function	Setting
	GP1PWR	1: VSYS
	GP0PWR	1: VSYS
	GPIO3POL	0: Non-Inversion
	GPIO2POL	0: Non-Inversion
	GPIO1POL	0: Non-Inversion
	GPIO0POL	0: Non-Inversion
	GPI3TYPE	0: NMOS input
	GPI2TYPE	1: CMOS input
	GPI1TYPE	1: CMOS input
	GPI0TYPE	0: NMOS input
	GPO3TYPE	1: CMOS output
GPIO	GPO2TYPE	1: CMOS output
OTP	GPO1TYPE	0: NOD output
	GPO0TYPE	1: CMOS output
setting	GP3FUNC	03: PSHOLD
	GP2FUNC	01: PSO
	GP1FUNC	0C: LED
	GP0FUNC	08: ON_EXTIN
		-
	GP1LEDMODE	0: PWRON
	GP0LEDMODE	0: PWRON
	GP3CLKEN	0: Disable
	GP2CLKEN	0: Disable
	GP1CLKEN	0: Disable
	GP0CLKEN	0: Disable

Explanation:	
GPIO1's Power Supply's selection (Related to GPIO function)	
GPIO0's Power Supply's selection (Related to GPIO function)	
GPIO3 input's polarity (Default High Active)	
GPIO2 input's polarity (Default High Active)	
GPIO1 input's polarity (Default High Active)	
GPIO0 input's polarity (Default High Active)	
GPIO3 input type selection	
GPIO2 input type selection	
GPIO1 input type selection	
GPIO0 input type selection	
GPIO3 output type selection	
GPIO2 output type selection	
GPIO1 output type selection	
GPIO0 output type selection	
GPIO3 function Selection (Please refer to GPIO APP NOTE)	
GPIO2 function Selection (Please refer to GPIO APP NOTE)	
GPIO1 function Selection (Please refer to GPIO APP NOTE)	
GPIO0 function Selection (Please refer to GPIO APP NOTE)	

LED function Selection (Power-on indication or Register control) (GPIO function need) LED function Selection (Power-on indication or Register control) (GPIO function need) Select Initial of the clock output control bit from GPIO3 (C32KOUT3) pin Select Initial of the clock output control bit from GPIO2 (C32KOUT2) pin Select Initial of the clock output control bit from GPIO1 (C32KOUT1) pin Select Initial of the clock output control bit from GPIO0 (C32KOUT0) pin

	OTP Function	Setting
	LDORTC2AWON	0: Register
	LDORTC1AWON	1: AlwaysOn
		₹
	SLOTWID	1: 2.0ms
	LDORTC1ONSLOT	0: Slot_0
	LDO5ONSLOT	4: Slot_4
	LDO4ONSLOT	4: Slot_4
	LD030NSL0T	4: Slot_4
Sequence,	LDO2ONSLOT	2: Slot_2
DCDC,	LDO10NSLOT	3: Slot_3
LDO		
OTP	DC4ONSLOT	2: Slot_2
settings	DC3ONSLOT	1: Slot_1
	DC2ONSLOT	3: Slot_3
	DC10NSLOT	1: Slot_1
	RESETHOLD	3: 128ms
	RESETSLOT	F: Slot_15
	PSO3ONSLOT	F: Slot_OFF
	PSO2ONSLOT	1: Slot_1
	PSO10NSLOT	F: Slot_OFF
	PS000NSLOT	F: Slot_OFF

		<u> </u>
OTP Function	Setting	Explanation
LRTC2DAC	0.90V	LDORTC2 Alwa
LRTCDAC	3.30V	LDORTC1 Alwa
•		
		Sequence Slot 7
		The setting of R
L5DAC	3.00V	The setting of LD
L4DAC	1.50V	The setting of LI
L3DAC	2.50V	The setting of LI
L2DAC	3.30V	The setting of LI
L1DAC	1.80V	The setting of LI
DD4DAC	3.30V	DD4LIM
DD3DAC	1.40V	DD3LIM
DD2DAC	1.20V	DD2LIM
DD1DAC	1.40V	DD1LIM

LDORTC2 Always-ON or I2C Control / Initial VOUT (GPIO2 function need)
LDORTC1 Always-ON or I2C Control / Initial VOUT
Sequence Slot Timing Setting
The setting of RTCLDO1 Power-ON sequence slot time (Select "0:Slot_0" for AwaysON)
The setting of LDO5 Power-ON sequence slot time / Initial VOUT
The setting of LDO4 Power-ON sequence slot time / Initial VOUT
The setting of LDO3 Power-ON sequence slot time / Initial VOUT
The setting of LDO2 Power-ON sequence slot time / Initial VOUT
The setting of LDO1 Power-ON sequence slot time / Initial VOUT
The setting of LDO1 Power-ON sequence slot time / Initial VOUT

Pon Seq. slot /VOUT /Limit Current Pon Seq. slot /VOUT /Limit Current Pon Seq. slot /VOUT /Limit Current

Pon Seq. slot /VOUT /Limit Current

Reset output signal hold (Extend) time after Slot_15 (RESETO signal slot)
Reset output signal sequence slot
Power-ON output signal segence slot (GPIO PSO function need)
Power-ON output signal segence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)
Power-ON output signal seqence slot (GPIO PSO function need)

Ver. 1.00

RN5T568BY OTP Settings

Normal mode, DCDC1-4 $F_{OSC} = 1.50MHz$

	OTP Function	Setting
	I2CSLV	2: 32h
	ON_PRESS	2: 1sec
	SLEEPPOL	0: Non-Inversion
	PWRONPOL	0: Non-Inversion
C. mt a m		
System OTP	VINDAC	4: 3.0V
Setting	VINHYSSEL	1: 200mV
Setting	VINRRESET	1: ERSTB
	IODAC	1: 1.60V
	PREVINDAC	6 :3.5(↑)/3.4(↓)
	OVTEMP	0: 105/85°C

Explanation:
The settings of I2C slave address (A3-A1).
The setting of PWRON pin power-on long press timer.
SLEEP pin polarity selection (Default High active)
PWRON pin polarity selection (Default High active)

System Voltage Detection for Power-ON permit.	
Hysteresis Voltage for VINDET (System Voltage Detection for Power-ON permit)	
VINDAC/VINHYS Reset selection	
VDDIO Voltage Detection (Power OFF factor)	

System Voltage Pre-Detection (Interrupt output) initial temperature of Overheat Detection(Interrupt output)

	OTP Function	Setting		
	GP1PWR	1: VSYS		
	GP0PWR	1: VSYS		
	GPIO3POL	0: Non-Inversion		
	GPIO2POL	0: Non-Inversion		
	GPIO1POL	0: Non-Inversion		
	GPIO0POL	0: Non-Inversion		
	GPI3TYPE	0: NMOS input		
	GPI2TYPE	1: CMOS input		
	GPI1TYPE	1: CMOS input		
	GPI0TYPE	0: NMOS input		
	GPO3TYPE	1: CMOS output		
GPIO	GPO2TYPE	0: NOD output		
OTP	GPO1TYPE	0: NOD output		
	GPO0TYPE	1: CMOS output		
setting	GP3FUNC	03: PSHOLD		
	GP2FUNC	01: PSO		
	GP1FUNC	0C: LED		
	GP0FUNC	08: ON_EXTIN		
		- •		
	GP1LEDMODE	0: PWRON		
	GP0LEDMODE	0: PWRON		
	GP3CLKEN	0: Disable		
	GP2CLKEN	0: Disable		
	GP1CLKEN	0: Disable		
	GP0CLKEN	0: Disable		

Explanation:	
GPIO1's Power Supply's selection (Related to GPIO function)	
GPIO0's Power Supply's selection (Related to GPIO function)	
GPIO3 input's polarity (Default High Active)	
GPIO2 input's polarity (Default High Active)	
GPIO1 input's polarity (Default High Active)	
GPIO0 input's polarity (Default High Active)	
GPIO3 input type selection	
GPIO2 input type selection	
GPIO1 input type selection	
GPIO0 input type selection	
GPIO3 output type selection	
GPIO2 output type selection	
GPIO1 output type selection	
GPIO0 output type selection	
GPIO3 function Selection (Please refer to GPIO APP NOTE)	
GPIO2 function Selection (Please refer to GPIO APP NOTE)	
GPIO1 function Selection (Please refer to GPIO APP NOTE)	
GPIO0 function Selection (Please refer to GPIO APP NOTE)	
LED function Selection (Power-on indication or Register control) (GPIO function need)	

LED function Selection (Power-on indication or Register control) (GPIO function need) Select Initial of the clock output control bit from GPIO3 (C32KOUT3) pin Select Initial of the clock output control bit from GPIO2 (C32KOUT2) pin Select Initial of the clock output control bit from GPIO1 (C32KOUT1) pin Select Initial of the clock output control bit from GPIO0 (C32KOUT0) pin

	OTP Function	Setting		
	LDORTC2AWON	0: Register		
	LDORTC1AWON	0: Control		
		₹		
	SLOTWID	1: 2.0ms		
		-		
	LDORTC1ONSLOT	F: Slot_OFF		
	LDO5ONSLOT	7: Slot_7		
	LDO4ONSLOT	7: Slot_7		
	LD030NSL0T	7: Slot_7		
Sequence,	LDO2ONSLOT	F: Slot_OFF		
DCDC,	LDO10NSLOT	F: Slot_OFF		
LDO				
OTP	DC4ONSLOT	8: Slot_8		
settings	DC3ONSLOT	4: Slot_4		
	DC2ONSLOT	7: Slot_7		
	DC1ONSLOT	0: Slot_0		
	RESETHOLD	0: 0ms		
	RESETSLOT	F: Slot_15		
	PSO3ONSLOT	F: Slot_OFF		
	PSO2ONSLOT	1: Slot_1		
	PSO10NSLOT	F: Slot_OFF		
	PS000NSLOT	F: Slot_OFF		

L5DAC	1.20V
L4DAC	1.00V
L3DAC	1.80V
L2DAC	1.80V
L1DAC	3.30V
DD4DAC	3.30V
DD3DAC	1.80V
DD2DAC	2.50V
DD1DAC	1.00V

 OTP Function
 Setting

 LRTC2DAC
 0.90V

 LRTCDAC
 3.30V

Explanation
LDORTC2 Always-ON or I2C Control / Initial VOUT (GPIO2 function need)
LDORTC1 Always-ON or I2C Control / Initial VOUT
Sequence Slot Timing Setting

The setting of RTCLDO1 Power-ON sequence slot time (Select "0:Slot_0" for AwaysON)
The setting of LDO5 Power-ON sequence slot time / Initial VOUT
The setting of LDO4 Power-ON sequence slot time / Initial VOUT
The setting of LDO3 Power-ON sequence slot time / Initial VOUT
The setting of LDO2 Power-ON sequence slot time / Initial VOUT
The setting of LDO1 Power-ON sequence slot time / Initial VOUT

DD4DAC	3.30V		DD4LIM	1: 2.3A	Pon Seq. slot /VOUT /Limit Current		
DD3DAC	1.80V		DD3LIM	1: 2.3A	Pon Seq. slot /VOUT /Limit Current		
DD2DAC	2.50V		DD2LIM	1: 3.2A	Pon Seq. slot /VOUT /Limit Current		
DD1DAC	1.00V		DD1LIM	1: 3.2A	Pon Seq. slot /VOUT /Limit Current		
					-		
Reset output signal hold (Extend) time after Slot 15 (RESETO signal slot)							
Reset output signa	al sequence s	lot			·		
Power-ON output s	signal seqend	e slot (GF	O PSO function	on need)			
Power-ON output s	signal seqend	e slot (GF	O PSO function	on need)			
Power-ON output s	signal seqend	e slot (GF	O PSO function	on need)			
Bower ON output	nianal agains	o alot / CE	IO DOO functio	n nood \			



- 1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales representatives for the latest information thereon.
- 2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of Ricoh.
- 3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
- 4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under Ricoh's or any third party's intellectual property rights or any other rights.
- 5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
- 6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
- 7. Anti-radiation design is not implemented in the products described in this document.
- 8. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
- 9. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
- 10. There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact Ricoh sales or our distributor before attempting to use AOI.
- 11. Please contact Ricoh sales representatives should you have any questions or comments concerning the products or the technical information.



Ricoh is committed to reducing the environmental loading materials in electrical devices with a view to contributing to the protection of human health and the environment.

Halogen Free

Ricoh has been providing RoHS compliant products since April 1, 2006 and Halogen-free products since April 1, 2012.

RICOH RICOH ELECTRONIC DEVICES CO., LTD.

Official website

https://www.n-redc.co.jp/en/

Contact us

https://www.n-redc.co.jp/en/buy/

			_

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management Specialised - PMIC category:

Click to view products by Nisshinbo manufacturer:

Other Similar products are found below:

LV5686PVC-XH FAN7710VN NCP391FCALT2G SLG7NT4081VTR SLG7NT4192VTR AP4313UKTR-G1 AS3729B-BWLM

MB39C831QN-G-EFE2 MAX4940MB LV56841PVD-XH MAX77686EWE+T AP4306BUKTR-G1 MIC5164YMM PT8A3252WE

NCP392CSFCCT1G TEA1998TS/1H PT8A3284WE PI3VST01ZEEX PI5USB1458AZAEX PI5USB1468AZAEX MCP16502TAC-E/S8B

MCP16502TAE-E/S8B MCP16502TAA-E/S8B MCP16502TAB-E/S8B ISL91211AIKZT7AR5874 ISL91211BIKZT7AR5878

MAX17506EVKITBE# MCP16501TC-E/RMB ISL91212AIIZ-TR5770 ISL91212BIIZ-TR5775 CPX200D TP-1303 TP-1305 TP-1603 TP
2305 TP-30102 TP-4503N MIC5167YML-TR LPTM21-1AFTG237C MPS-3003L-3 MPS-3005D NCP392ARFCCT1G SPD-3606

MMPF0200F6AEP STLUX383A TP-60052 ADN8834ACBZ-R7 LM26480SQ-AA/NOPB LM81BIMTX-3/NOPB LM81CIMT-3/NOPB