nRF52805

Product Specification

v1.2



Feature list

Features:

- Bluetooth 5.0, 2.4 GHz transceiver

 - -20 to +4 dBm TX power, configurable in 4 dB steps
 - On-air compatible with nRF52, nRF51, nRF24L, and nRF24AP Series
 - Supported data rates:
 - Bluetooth 5.0 2 Mbps, 1 Mbps
 - Proprietary 2.4 GHz 2 Mbps, 1 Mbps
 - Single-ended antenna output (on-chip balun)
 - 4.6 mA peak current in TX (0 dBm)
 - 4.6 mA peak current in RX
 - RSSI (1 dB resolution)
- Arm Cortex -M4 32-bit processor, 64 MHz
 - 144 EEMBC CoreMark score running from flash memory
 - 34.4 μA/MHz running CoreMark from flash memory
 - 32.8 μA/MHz running CoreMark from RAM
 - Serial wire debug (SWD)
- Flexible power management
 - 1.7 V to 3.6 V supply voltage range
 - On-chip DC/DC and LDO regulators with automated low current modes
 - Fast wake-up using 64 MHz internal oscillator
 - 0.3 μA at 3 V in System OFF mode, no RAM retention
 - 0.5 μ A at 3 V in System OFF mode with full 24 kB RAM retention
 - 1.1 μ A at 3 V in System ON mode, with full 24 kB RAM retention, wake on RTC (running from LFXO clock)
 - 1.0 μA at 3 V in System ON mode, no RAM retention, wake on RTC (running from LFXO clock)

- 192 kB flash and 24 kB RAM
- Advanced on-chip interfaces
 - Programmable peripheral interconnect (PPI)
 - 10 general purpose I/O pins
 - EasyDMA automated data transfer between memory and peripherals
- Nordic SoftDevice ready with support for concurrent multiprotocol
- Temperature sensor
- 12-bit, 200 ksps ADC 2 configurable channels with programmable gain
- 3x 32-bit timer with Counter mode
- SPI master/slave with EasyDMA
- I²C compatible two-wire master/slave
- UART (CTS/RTS) with EasyDMA
- Quadrature decoder (QDEC)
- AES HW encryption with EasyDMA
- 2x real-time counter (RTC)
- Single crystal operation
- Package variants
 - WLCSP package, 2.482 x 2.464 mm

Applications:

- Proprietary protocol devices
- Network processor
- Beacons
- Smart Home sensors
- Presenters/Stylus

- Health monitoring
- Drug delivery
- Asset tags
- Toys
- Retail tags and labels



Contents

Revision history.	
About this document.	1
2.1 Document status	
·	
2.4.1 DUMMY	
Block diagram.	-
Core components	
·	
·	
·	
•	
,	
4.3.6 Partial erase of a page in flash	
4.3.8 Electrical specification	
4.4 FICR — Factory information configuration registers	
4.5 UICR — User information configuration registers	
4.5.1 Registers	
4.6 EasyDMA	
4.6.1 EasyDMA error handling	
4.6.2 EasyDMA array list	
4.7 AHB multilayer	
4.8 Debug	
4.8.1 DAP - Debug access port	
4.8.2 CTRL-AP - Control access port	
4.8.3 Debug interface mode	
4.8.4 Real-time debug	
	2.1 Document status 2.2 Peripheral chapters 2.3 Register tables 2.3.1 Fields and values 2.3.2 Permissions 2.4 Registers 2.4.1 DUMMY Block diagram. Core components. 4.1 CPU 4.1.1 Electrical specification 4.1.2 CPU and support module configuration 4.2 Memory 4.2.1 RAM - Random access memory 4.2.2 Flash - Non-volatile memory 4.2.3 Memory map 4.2.4 Instantiation 4.3 NVMC — Non-volatile memory controller 4.3.1 Writing to flash 4.3.2 Erasing a page in flash 4.3.3 Writing to user information configuration registers (UICR) 4.3.4 Erasing user information configuration registers (UICR) 4.3.5 Erase all 4.3.6 Partial erase of a page in flash 4.3.7 Registers 4.3.8 Electrical specification 4.4 FICR — Factory information configuration registers 4.1 Registers 4.5 I Registers 4.5 UICR — User information configuration registers 4.5 I Registers 4.6 EasyDMA 4.6.1 EasyDMA error handling 4.6.2 EasyDMA array list 4.7 AHB multilayer 4.8 Debug 4.8.1 DAP - Debug access port 4.8.2 CTRI-AP - Control access port



	5.2 Current consumption	41
	5.2.1 Electrical specification	42
	5.3 POWER — Power supply	46
	5.3.1 Regulators	47
	5.3.2 System OFF mode	48
	5.3.3 System ON mode	49
	5.3.4 Power supply supervisor	49
	5.3.5 RAM power control	51
	5.3.6 Reset	51
	5.3.7 Retained registers	52
	5.3.8 Reset behavior	52
	5.3.9 Registers	53
	5.3.10 Electrical specification	. 59
	5.4 CLOCK — Clock control	60
	5.4.1 HFCLK clock controller	61
	5.4.2 LFCLK clock controller	62
	5.4.3 Registers	65
	5.4.4 Electrical specification	71
5	Peripherals	73
	•	
	6.1 Peripheral interface	
	6.1.1 Peripheral ID	
	6.1.2 Peripherals with shared ID	74
	6.1.3 Peripheral registers	74
	6.1.4 Bit set and clear	
	6.1.5 Tasks	
	6.1.6 Events	
	6.1.7 Shortcuts	
	6.1.8 Interrupts	75 76
	6.2 AAR — Accelerated address resolver	
	6.2.1 EasyDMA	
	6.2.2 Resolving a resolvable address	
	6.2.3 Use case example for chaining RADIO packet reception with address resolution using AAR.	
	6.2.4 IRK data structure	
	6.2.5 Registers	
	6.2.6 Electrical specification	81 81
	6.3 BPROT — Block protection	
	6.3.1 Registers	84
	6.4 CCM — AES CCM mode encryption	84
	6.4.1 Keystream generation	85
	6.4.3 Decryption	85
	6.4.4 AES CCM and RADIO concurrent operation	
	6.4.5 Encrypting packets on-the-fly in radio transmit mode	. 86
	6.4.6 Decrypting packets on-the-fly in RADIO receive mode	87
	6.4.7 CCM data structure	88
	6.4.8 EasyDMA and ERROR event	89
	6.4.9 Registers	
	6.4.10 Electrical specification	
	6.5 ECB — AES electronic codebook mode encryption	. 96 96
	6.5.1 Shared resources	96 96
	6.5.2 EasyDMA	
	6.5.4 Registers	1



4454_187 v1.2 iv

6.5.5 Electrical specification	100
6.6 EGU — Event generator unit	100
	100
	102
	102
	103
	105
	110
·	110
	111
	111
1 0	112
9	112
·	116
	116
1 0	118
	118
	122
6.10.1 Sampling and decoding	123
6.10.2 LED output	124
6.10.3 Debounce filters	124
	124
	125
	125
	126
	137
	137
	137
	138
6	139
	139
	140
·	141
'	142
6.11.8 Received signal strength indicator (RSSI)	144
6.11.9 Interframe spacing (IFS)	144
6.11.10 Device address match	145
6.11.11 Bit counter	145
6.11.12 EasyDMA	146
	147
<u> </u>	168
·	173
•	173
	173
	174
	176
·	
	176
	177
	177
	178
	178
	178
	179
6.13.7 Compare feature	179



4454_187 v1.2 V

6.13.8 TASK and EVENT jitter/delay	181
6.13.9 Reading the COUNTER register	183
6.13.10 Registers	184
6.13.11 Electrical specification	189
6.14 SAADC — Successive approximation analog-to-digital converter	189
6.14.1 Overview	189
6.14.2 Digital output	190
6.14.3 Analog inputs and channels	191
6.14.4 Operation modes	191
6.14.5 EasyDMA	193
6.14.6 Resistor ladder	194
6.14.7 Reference	195
	195
6.14.8 Acquisition time	195
6.14.9 Limits event monitoring	
6.14.10 Registers	197
6.14.11 Electrical specification	211
6.14.12 Performance factors	212
6.15 SPI — Serial peripheral interface master	212
6.15.1 Functional description	213
6.15.2 Registers	216
6.15.3 Electrical specification	219
6.16 SPIM — Serial peripheral interface master with EasyDMA	220
6.16.1 SPI master transaction sequence	221
6.16.2 Master mode pin configuration	222
6.16.3 EasyDMA	223
6.16.4 Low power	223
6.16.5 Registers	223
6.16.6 Electrical specification	232
6.17 SPIS — Serial peripheral interface slave with EasyDMA	233
6.17.1 Shared resources	234
6.17.2 EasyDMA	234
6.17.3 SPI slave operation	234
6.17.4 Pin configuration	236
6.17.5 Registers	237
6.17.6 Electrical specification	247
6.18 SWI — Software interrupts	249
6.18.1 Registers	249
6.19 TEMP — Temperature sensor	249
6.19.1 Registers	250
6.19.2 Electrical specification	256
$6.20 \text{ TWI} - I^2\text{C}$ compatible two-wire interface	256
6.20.1 Functional description	256
6.20.2 Master mode pin configuration	257
	257
6.20.3 Shared resources	
6.20.4 Master write sequence	258
6.20.5 Master read sequence	258
6.20.6 Master repeated start sequence	259
6.20.7 Low power	260
6.20.8 Registers	260
6.20.9 Electrical specification	268
6.21 TIMER — Timer/counter	269
6.21.1 Capture	270
6.21.2 Compare	270
6.21.3 Task delays	270

4454_187 v1.2 vi



6.21.4 lask priority	270
6.21.5 Registers	270
6.21.6 Electrical specification	275
6.22 TWIM — I^2C compatible two-wire interface master with EasyDMA	275
6.22.1 EasyDMA	277
6.22.2 Master write sequence	277
6.22.3 Master read sequence	278
6.22.4 Master repeated start sequence	279
6.22.5 Low power	280
6.22.6 Master mode pin configuration	280
6.22.7 Registers	280
6.22.8 Electrical specification	291
6.22.9 Pullup resistor	292
6.23 TWIS — I^{2} C compatible two-wire interface slave with EasyDMA	292
6.23.1 EasyDMA	294
6.23.2 TWI slave responding to a read command	
6.23.3 TWI slave responding to a write command	
6.23.4 Master repeated start sequence	297
6.23.5 Terminating an ongoing TWI transaction	
6.23.6 Low power	298
6.23.7 Slave mode pin configuration	298
6.23.8 Registers	298
6.23.9 Electrical specification	308
6.24 UART — Universal asynchronous receiver/transmitter	309
6.24.1 Functional description	309
6.24.2 Pin configuration	309
6.24.3 Shared resources	310
6.24.4 Transmission	310
6.24.5 Reception	311
6.24.6 Suspending the UART	311
6.24.7 Error conditions	
6.24.8 Using the UART without flow control	312
6.24.9 Parity and stop bit configuration	312
6.24.10 Registers	
6.24.11 Electrical specification	
6.25 UARTE — Universal asynchronous receiver/transmitter with EasyDMA	321
•	
6.25.1 EasyDMA	322
6.25.2 Transmission	323
6.25.4 Error conditions	324
6.25.5 Using the UARTE without flow control	324
,	325
6.25.7 Low power	325
6.25.8 Pin configuration	325
6.25.9 Registers	325 338
6.25.10 Electrical specification	
6.26 WDT — Watchdog timer	338
6.26.1 Reload criteria	339
6.26.2 Temporarily pausing the watchdog	339
6.26.3 Watchdog reset	339
6.26.4 Registers	339
6.26.5 Electrical specification	342
Hardware and layout.	343

4454_187 v1.2 vii

	7.1 Pin assignments 7.1.1 WLCSP ball assignments 7.2 Mechanical specifications 7.2.1 WLCSP 2.482 x 2.464 mm package 7.3 Reference circuitry 7.3.1 Schematic CAAA WLCSP with internal LDO regulator setup 7.3.2 Schematic CAAA WLCSP with DC/DC regulator setup 7.3.3 PCB guidelines	343 344 345 345 345 346 348
	7.3.4 PCB layout example	348
8	Recommended operating conditions	351
	8.1 WLCSP light sensitivity	351
9	Absolute maximum ratings.	352
10	Ordering information.	353
	10.1 IC marking	353 353 354 355 356
11	Legal notices.	358



4454_187 v1.2 viii

1 Revision history

Date	Version	Description
July 2020	1.2	The following content has been added or updated: • Added QDEC — Quadrature decoder on page 122 peripheral information.
June 2020	1.1	 About this document on page 10 - Added field permission descriptions section. Current consumption on page 41 - Parameter update, modified graphs. Corrected minimum valid value for EasyDMA MAXCNT and AMOUNT registers in SPIM — Serial peripheral interface master with EasyDMA on page 220, SPIS — Serial peripheral interface slave with EasyDMA on page 233, TWIM — I²C compatible two-wire interface master with EasyDMA on page 275, TWIS — I²C compatible two-wire interface slave with EasyDMA on page 292 and UARTE — Universal asynchronous receiver/transmitter with EasyDMA on page 321. RADIO — 2.4 GHz radio on page 137 - EDSAMPLE register corrected to read-only. Output power and sensitivity figures changed. Parameters C/I_{2MBLE}, +2MHz₂-2MHz₂-4MHz₂-4MHz₂ updated. All Radio Timing parameters set as Typical. SPIS — Serial peripheral interface slave with EasyDMA on page 233 - Relaxed parameter t_{SPIS}, HCSN. TWIM — I²C compatible two-wire interface master with EasyDMA on page 275 - Parameter t_{TWIM}, HD_STA value updated. Editorial changes
August 2019	1.0	First release



2 About this document

This document is organized into chapters that are based on the modules and peripherals available in the IC

2.1 Document status

The document status reflects the level of maturity of the document.

Document name	Description
Objective Product Specification (OPS)	Applies to document versions up to 1.0. This document contains target specifications for product development.
Product Specification (PS)	Applies to document versions 1.0 and higher. This document contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Table 1: Defined document names

2.2 Peripheral chapters

Every peripheral has a unique capitalized name or an abbreviation of its name, e.g. TIMER, used for identification and reference. This name is used in chapter headings and references, and it will appear in the ARM[®] Cortex[®] Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMERO. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

The chapters describing peripherals may include the following information:

- A detailed functional description of the peripheral
- Register configuration for the peripheral
- Electrical specification tables, containing performance data which apply for the operating conditions described in Recommended operating conditions on page 351.

2.3 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three colored rows describe the position and size of the different fields in the register. The following rows describe the fields in more detail.

NORDIC*

2.3.1 Fields and values

The **Id** (Field Id) row specifies the bits that belong to the different fields in the register. If a field has enumerated values, then every value will be identified with a unique value id in the **Value Id** column.

A blank space means that the field is reserved and read as undefined, and it also must be written as 0 to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column. The **Value Id** may be omitted in the single-bit bit fields when values can be substituted with a Boolean type enumerator range, e.g. true/false, disable(d)/enable(d), on/off, and so on.

Values are usually provided as decimal or hexadecimal. Hexadecimal values have a 0x prefix, decimal values have no prefix.

The Value column can be populated in the following ways:

- Individual enumerated values, for example 1, 3, 9.
- Range of values, e.g. [0..4], indicating all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the **Value Id**, **Value**, and **Description** may be omitted for all but the first field. Subsequent fields will indicate inheritance with '..'.

A feature marked **Deprecated** should not be used for new designs.

2.3.2 Permissions

Different fields in a register might have different access permissions enforced by hardware.

The access permission for each register field is documented in the Access column in the following ways:

Access	Description	Hardware behavior
RO	Read-only	Field can only be read. A write will be ignored.
wo	Write-only	Field can only be written. A read will return an undefined value.
RW	Read-write	Field can be read and written multiple times.
W1	Write-once	Field can only be written once per reset. Any subsequent write will be ignored. A read will return an undefined value.
RW1	Read-write-once	Field can be read multiple times, but only written once per reset. Any subsequent write will be ignored.

Table 2: Register field permission schemes

2.4 Registers

Register	Offset	Description
DUMMY	0x514	Example of a register controlling a dummy feature

Table 3: Register overview

2.4.1 DUMMY

Address offset: 0x514

Example of a register controlling a dummy feature



Bit r	umber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			D D [D CCC B AA
Rese	et 0x00050002		0 0 0 0 0 0	0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW FIELD_A			Example of a read-write field with several enumerated
				values
		Disabled	0	The example feature is disabled
		NormalMode	1	The example feature is enabled in normal mode
		ExtendedMode	2	The example feature is enabled along with extra
				functionality
В	RW FIELD_B			Example of a deprecated read-write field Deprecated
		Disabled	0	The override feature is disabled
		Enabled	1	The override feature is enabled
С	RW FIELD_C			Example of a read-write field with a valid range of values
		ValidRange	[27]	Example of allowed values for this field
D	RW FIELD_D			Example of a read-write field with no restriction on the
				values



3 Block diagram

This block diagram illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.




Figure 1: Block diagram



4 Core components

4.1 CPU

The ARM[®] Cortex[®]-M4 processor has a 32-bit instruction set (Thumb[®]-2 technology) that implements a superset of 16- and 32-bit instructions to maximize code density and performance.

This processor implements several features that enable energy-efficient arithmetic and high-performance signal processing including:

- Digital signal processing (DSP) instructions
- Single-cycle multiply and accumulate (MAC) instructions
- Hardware divide
- 8- and 16-bit single instruction multiple data (SIMD) instructions

The ARM Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM Cortex processor series is implemented and available for the M4 CPU.

Real-time execution is highly deterministic in thread mode, to and from sleep modes, and when handling events at configurable priority levels via the nested vectored interrupt controller (NVIC).

Executing code from flash will have a wait state penalty on the nRF52 Series. The section Electrical specification on page 14 shows CPU performance parameters including wait states in different modes, CPU current and efficiency, and processing power and efficiency based on the CoreMark[®] benchmark.

The ARM System Timer (SysTick) is present on the device. The SysTick's clock will only tick when the CPU is running or when the system is in debug interface mode.

4.1.1 Electrical specification

4.1.1.1 CPU performance

The CPU clock speed is 64 MHz. Current and efficiency data is taken when in System ON and the CPU is executing the CoreMark[®] benchmark. It includes power regulator and clock base currents. All other blocks are IDLE.

Symbol	Description	Min.	Тур.	Max.	Units
W _{FLASH}	CPU wait states, running from flash	0		2	
W _{RAM}	CPU wait states, running from RAM			0	
CM_{FLASH}	CoreMark ¹ , running from flash		144		CoreMark
CM _{FLASH/MHz}	CoreMark per MHz, running from flash		2.25		Corel
					MHz
CM _{FLASH/mA}	CoreMark per mA, running from flash, DCDC 3V		65		CoreMark/
					mΔ

4.1.2 CPU and support module configuration

The ARM[®] Cortex[®]-M4 processor has a number of CPU options and support modules implemented on the device.

Using IAR v6.50.1.4452 with flags --endian=little --cpu=Cortex-M4 -e --fpu=VFPv4_sp -Ohs -no_size_constraints



Option / Module	Description	Implemented
Core options		
NVIC	Nested vector interrupt controller	30 vectors
PRIORITIES	Priority bits	3
WIC	Wakeup interrupt controller	NO
Endianness	Memory system endianness	Little endian
Bit-banding	Bit banded memory	NO
DWT	Data watchpoint and trace	NO
SysTick	System tick timer	YES
Modules		
MPU	Memory protection unit	YES
FPU	Floating-point unit	NO
DAP	Debug access port	YES
ETM	Embedded trace macrocell	NO
ITM	Instrumentation trace macrocell	NO
TPIU	Trace port interface unit	NO
ETB	Embedded trace buffer	NO
FPB	Flash patch and breakpoint unit	YES
нтм	AMBA® AHB trace macrocell	NO

4.2 Memory

The nRF52805 contains flash and RAM that can be used for code and data storage.

The amount of RAM and flash differs depending on variant, see Memory variants on page 15.

Device name	RAM	Flash
nRF52805-CAAA	24 kB	192 kB

Table 4: Memory variants

The CPU and peripherals with EasyDMA can access memory via the AHB multilayer interconnect. The CPU is also able to access peripherals via the AHB multilayer interconnect, as illustrated in Memory layout on page 16.






Figure 2: Memory layout

See AHB multilayer on page 36 and EasyDMA on page 34 for more information about the AHB multilayer interconnect and the EasyDMA.

The same physical RAM is mapped to both the Data RAM region and the Code RAM region. It is up to the application to partition the RAM within these regions so that one does not corrupt the other.

4.2.1 RAM - Random access memory

The RAM interface is divided into three RAM AHB slaves.

RAM AHB slaves 0 to 2 are connected to two 4 kB RAM sections each, as shown in Memory layout on page 16.

Each RAM section has separate power control for System ON and System OFF mode operation, which is configured via RAM register (see the POWER — Power supply on page 46).

4.2.2 Flash - Non-volatile memory

The flash can be read an unlimited number of times by the CPU, but it has restrictions on the number of times it can be written and erased, and also on how it can be written.

Writing to flash is managed by the non-volatile memory controller (NVMC), see NVMC — Non-volatile memory controller on page 18.

The flash is divided into multiple 4 kB pages that can be accessed by the CPU via both the ICODE and DCODE buses as shown in, Memory layout on page 16. Each page is divided into 8 blocks.

4.2.3 Memory map

The complete memory map is shown in Memory map on page 17. As described in Memory on page 15, Code RAM and Data RAM are the same physical RAM.






Figure 3: Memory map

4.2.4 Instantiation

ID	Base address	Peripheral	Instance	Description
0	0x40000000	BPROT	BPROT	Block protect
0	0x40000000	CLOCK	CLOCK	Clock control
0	0x40000000	POWER	POWER	Power control
0	0x50000000	GPIO	P0	General purpose input and output
1	0x40001000	RADIO	RADIO	2.4 GHz radio
2	0x40002000	UART	UART0	Universal asynchronous receiver/transmitter Deprecated
2	0x40002000	UARTE	UARTE0	Universal asynchronous receiver/transmitter with EasyDMA
3	0x40003000	TWI	TWI0	Two-wire interface master Deprecated
3	0x40003000	TWIM	TWIM0	Two-wire interface master
3	0x40003000	TWIS	TWIS0	Two-wire interface slave
4	0x40004000	SPI	SPI0	SPI master Deprecated
4	0x40004000	SPIM	SPIM0	SPI master
4	0x40004000	SPIS	SPIS0	SPI slave
6	0x40006000	GPIOTE	GPIOTE	GPIO tasks and events
7	0x40007000	SAADC	SAADC	Analog-to-digital converter
8	0x40008000	TIMER	TIMER0	Timer 0
9	0x40009000	TIMER	TIMER1	Timer 1
10	0x4000A000	TIMER	TIMER2	Timer 2
11	0x4000B000	RTC	RTC0	Real-time counter 0
12	0x4000C000	TEMP	TEMP	Temperature sensor
13	0x4000D000	RNG	RNG	Random number generator
14	0x4000E000	ECB	ECB	AES Electronic Codebook (ECB) mode block encryption
15	0x4000F000	AAR	AAR	Accelerated address resolver
15	0x4000F000	ССМ	CCM	AES CCM mode encryption
16	0x40010000	WDT	WDT	Watchdog timer
17	0x40011000	RTC	RTC1	Real-time counter 1



ID	Base address	Peripheral	Instance	Description
18	0x40012000	QDEC	QDEC	Quadrature decoder
20	0x40014000	EGU	EGU0	Event generator unit 0
20	0x40014000	SWI	SWI0	Software interrupt 0
21	0x40015000	EGU	EGU1	Event generator unit 1
21	0x40015000	SWI	SWI1	Software interrupt 1
22	0x40016000	SWI	SWI2	Software interrupt 2
23	0x40017000	SWI	SWI3	Software interrupt 3
24	0x40018000	SWI	SWI4	Software interrupt 4
25	0x40019000	SWI	SWI5	Software interrupt 5
30	0x4001E000	NVMC	NVMC	Non-volatile memory controller
31	0x4001F000	PPI	PPI	Programmable peripheral interconnect
N/A	0x10000000	FICR	FICR	Factory information configuration
N/A	0x10001000	UICR	UICR	User information configuration

Table 5: Instantiation table

4.3 NVMC — Non-volatile memory controller

The non-volatile memory controller (NVMC) is used for writing and erasing of the internal flash memory and the UICR (user information configuration registers).

The CONFIG on page 20 is used to enable the NVMC for writing (CONFIG.WEN = Wen) and erasing (CONFIG.WEN = Een).

The CPU must be halted before initiating a NVMC operation from the debug system.

4.3.1 Writing to flash

When write is enabled, full 32-bit words can be written to word-aligned addresses in flash memory.

As illustrated in Memory on page 15, the flash is divided into multiple pages. The same 32-bit word in flash memory can only be written n written

The NVMC is only able to write 0 to bits in flash memory that are erased (set to 1). It cannot rewrite a bit back to 1. Only full 32-bit words can be written to flash memory using the NVMC interface. To write less than 32 bits, write the data as a full 32-bit word and set all the bits that should remain unchanged in the word to 1. The restriction on the number of writes (n_{WRITE}) still applies in this case.

Only word-aligned writes are allowed. Byte or half-word-aligned writes will result in a hard fault.

The time it takes to write a word to flash is specified by t_{WRITE} . The CPU is halted while the NVMC is writing to the flash.

4.3.2 Erasing a page in flash

When erase is enabled, the flash memory can be erased page by page using the ERASEPAGE on page 20.

After erasing a flash page, all bits in the page are set to 1. The time it takes to erase a page is specified by $t_{\sf ERASEPAGE}$. The CPU is halted if the CPU executes code from the flash while the NVMC is writing to the flash.

See Partial erase of a page in flash on page 19 for information on dividing the page erase time into shorter chunks.



4.3.3 Writing to user information configuration registers (UICR)

User information configuration registers (UICR) are written in the same way as flash. After UICR has been written, the new UICR configuration will only take effect after a reset.

UICR can only be written n_{WRITE} number of times before an erase must be performed using ERASEUICR on page 21 or ERASEALL on page 21. The time it takes to write a word to UICR is specified by t_{WRITE} . The CPU is halted while the NVMC is writing to the UICR.

4.3.4 Erasing user information configuration registers (UICR)

When erase is enabled, UICR can be erased using the ERASEUICR on page 21.

After erasing UICR, all bits in UICR are set to 1. The time it takes to erase UICR is specified by $t_{\text{ERASEPAGE}}$. The CPU is halted if the CPU executes code from the flash while the NVMC performs the erase operation.

4.3.5 Frase all

When erase is enabled, flash and UICR can be erased completely in one operation by using the ERASEALL on page 21. This operation will not erase the factory information configuration registers (FICR).

The time it takes to perform an ERASEALL command is specified by t_{ERASEALL}. The CPU is halted if the CPU executes code from the flash while the NVMC performs the erase operation.

4.3.6 Partial erase of a page in flash

Partial erase is a feature in the NVMC to split a page erase time into shorter chunks to prevent longer CPU stalls in time-critical applications. Partial erase is only applicable to the code area in flash memory and does not work with UICR.

When erase is enabled, the partial erase of a flash page can be started by writing to ERASEPAGEPARTIAL on page 22. The duration of a partial erase can be configured in ERASEPAGEPARTIALCFG on page 22. A flash page is erased when its erase time reaches $t_{\text{ERASEPAGE}}$. Use ERASEPAGEPARTIAL N number of times so that N * ERASEPAGEPARTIALCFG $\geq t_{\text{ERASEPAGE}}$, where N * ERASEPAGEPARTIALCFG gives the cumulative (total) erase time. Every time the cumulative erase time reaches $t_{\text{ERASEPAGE}}$, it counts as one erase cycle.

After the erase is complete, all bits in the page are set to 1. The CPU is halted if the CPU executes code from the flash while the NVMC performs the partial erase operation.

The bits in the page are undefined if the flash page erase is incomplete, i.e. if a partial erase has started but the total erase time is less than $t_{\text{ERASEPAGE}}$.

4.3.7 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4001E000	NVMC	NVMC	Non-volatile memory controller	

Table 6: Instances

Register	Offset	Description	
READY	0x400	Ready flag	
CONFIG	0x504	Configuration register	
ERASEPAGE	0x508	Register for erasing a page in code area	
ERASEPCR1	0x508	Register for erasing a page in code area, equivalent to ERASEPAGE	Deprecated
ERASEALL	0x50C	Register for erasing all non-volatile user memory	
ERASEPCR0	0x510	Register for erasing a page in code area, equivalent to ERASEPAGE	Deprecated
ERASEUICR	0x514	Register for erasing user information configuration registers	



Register	Offset	Description
ERASEPAGEPARTIAL	0x518	Register for partial erase of a page in code area
ERASEPAGEPARTIALCFG	0x51C	Register for partial erase configuration

Table 7: Register overview

4.3.7.1 READY

Address offset: 0x400

Ready flag

Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000001	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		
A R READY		NVMC is ready or busy
Busy	0	NVMC is busy (on-going write or erase operation)
Ready	1	NVMC is ready

4.3.7.2 CONFIG

Address offset: 0x504 Configuration register

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW WEN		Program memory access mode. It is strongly recommended
		to only activate erase and write modes when they are
		actively used.
Ren	0	Read only access
Wen	1	Write enabled
Een	2	Erase enabled

4.3.7.3 ERASEPAGE

Address offset: 0x508

Register for erasing a page in code area


Bit number		31	30 2	29 :	28 2	27 :	26 2	5 2	24 2	3 2	22 2	1 2	0 1	19 1	8 1	7 16	5 15	14	13	12	11 1	10 9	9 8	3 7	6	5	4	3	2	1 0
ID		Α	Α	Α	A	Α	A A	١.	A	Δ /	Α /	Α /	Δ /	A A	λ Δ	A A	. A	Α	Α	Α	Α	A A	A /	. Α	. A	Α	Α	Α	Α	А А
Reset 0x00000000		0	0	0	0	0	0 ()	0	0 (0 (0 (0 (0 (0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0 0
ID Acce Field																														
A W ERASEPAGE									F	Regi	iste	r fo	or s	tart	ing	era	ise	of a	pa	ge i	n cc	ode	are	a						
									Т	he	val	ue	is t	he	add	lres	s to	the	e pa	ige 1	o b	e ei	rase	ed.						
									(Ado	dre	sses	s of	f fir	st w	vorc	d in	pag	ge).	The	era	ase	mu	st b	e					
									e	enal	ble	d us	sin	g CO	ONF	IG.	WE	N b	efor	re tl	ne p	age	ca	n b	e er	ase	d.			
	Attempts to erase pages that are outside the code area may																													
									r	esu	ult i	n uı	nde	esir	able	e be	hav	/ior,	, e.g	g. th	e w	ron	g p	age	ma	y b	e			
									e	eras	sed.																			



4.3.7.4 ERASEPCR1 (Deprecated)

Address offset: 0x508


Register for erasing a page in code area, equivalent to ERASEPAGE



4.3.7.5 **ERASEALL**

Address offset: 0x50C


Register for erasing all non-volatile user memory



4.3.7.6 ERASEPCRO (Deprecated)

Address offset: 0x510

Register for erasing a page in code area, equivalent to ERASEPAGE




4.3.7.7 ERASEUICR

Address offset: 0x514

Register for erasing user information configuration registers


NORDIC*



4.3.7.8 ERASEPAGEPARTIAL

Address offset: 0x518

Register for partial erase of a page in code area



4.3.7.9 ERASEPAGEPARTIALCFG

Address offset: 0x51C

Register for partial erase configuration

Bit n	umber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A
Rese	et 0x0000000A	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW DURATION		Duration of the partial erase in milliseconds
			The user must ensure that the total erase time is long
			enough for a complete erase of the flash page.



4.3.8 Electrical specification

4.3.8.1 Flash programming

Symbol	Description	Min.	Тур.	Max.	Units
n _{WRITE}	Number of times a 32-bit word can be written before erase			2	
n _{endurance}	Erase cycles per page	10000			
t _{WRITE}	Time to write one 32-bit word			41 ²	μs
t _{ERASEPAGE}	Time to erase one page			85 ²	ms
t _{ERASEALL}	Time to erase all flash			169 ²	ms
$t_{ERASEPAGEPARTIAL,acc}$	Accuracy of the partial page erase duration. Total			1.05 ²	
	execution time for one partial page erase is defined as				
	ERASEPAGEPARTIALCFG * t _{erasepagepartial,acc}				

4.4 FICR — Factory information configuration registers

Factory information configuration registers (FICR) are pre-programmed in factory and cannot be erased by the user. These registers contain chip-specific information and configuration.

4.4.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x10000000	FICR	FICR	Factory information configuration	

Table 8: Instances

Register	Offset	Description	
CODEPAGESIZE	0x010	Code memory page size	
CODESIZE	0x014	Code memory size	
DEVICEID[0]	0x060	Device identifier	
DEVICEID[1]	0x064	Device identifier	
ER[0]	0x080	Encryption root, word 0	
ER[1]	0x084	Encryption root, word 1	
ER[2]	0x088	Encryption root, word 2	
ER[3]	0x08C	Encryption root, word 3	
IR[0]	0x090	Identity root, word 0	
IR[1]	0x094	Identity root, word 1	
IR[2]	0x098	Identity root, word 2	
IR[3]	0x09C	Identity root, word 3	
DEVICEADDRTYPE	0x0A0	Device address type	
DEVICEADDR[0]	0x0A4	Device address 0	
DEVICEADDR[1]	0x0A8	Device address 1	
INFO.PART	0x100	Part code	
INFO.VARIANT	0x104	Part variant, hardware version and production configuration	
INFO.PACKAGE	0x108	Package option	
INFO.RAM	0x10C	RAM variant	
INFO.FLASH	0x110	Flash variant	
INFO.UNUSED8[0]	0x114		Reserved

² HFXO is used here



Register	Offset	Description	
INFO.UNUSED8[1]	0x118	Description	Reserved
INFO.UNUSED8[2]	0x11C		Reserved
TEMP.A0	0x404	Slope definition A0	
TEMP.A1	0x408	Slope definition A1	
TEMP.A2	0x40C	Slope definition A2	
TEMP.A3	0x410	Slope definition A3	
TEMP.A4	0x414	Slope definition A4	
TEMP.A5	0x418	Slope definition A5	
TEMP.B0	0x41C	Y-intercept B0	
TEMP.B1	0x420	Y-intercept B1	
TEMP.B2	0x424	Y-intercept B2	
TEMP.B3	0x428	Y-intercept B3	
TEMP.B4	0x42C	Y-intercept B4	
TEMP.B5	0x430	Y-intercept B5	
TEMP.TO	0x434	Segment end TO	
TEMP.T1	0x438	Segment end T1	
TEMP.T2	0x43C	Segment end T2	
TEMP.T3	0x440	Segment end T3	
TEMP.T4	0x444	Segment end T4	

Table 9: Register overview

4.4.1.1 CODEPAGESIZE

Address offset: 0x010 Code memory page size

Bit no	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Rese	t 0x00001000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		
^	R CODEPAGESIZE	Code memory page size

4.4.1.2 CODESIZE

Address offset: 0x014 Code memory size

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0x00000030	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID	Value	Description

A R CODESIZE Code memory size in number of pages

Total code space is: CODEPAGESIZE * CODESIZE

4.4.1.3 DEVICEID[n] (n=0..1)

Address offset: $0x060 + (n \times 0x4)$

Device identifier




ID Acce Field	
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

DEVICEID[0] contains the least significant bits of the device identifier. DEVICEID[1] contains the most significant bits of the device identifier.

4.4.1.4 ER[n] (n=0..3)

Address offset: $0x080 + (n \times 0x4)$

Encryption root, word n



4.4.1.5 IR[n] (n=0..3)

Address offset: $0x090 + (n \times 0x4)$

Identity root, word n

A R IR	Identity root, word n
ID Acce Field	Value Description
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

4.4.1.6 DEVICEADDRTYPE

Address offset: 0x0A0 Device address type

Bit number	31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field Value II		Description
A R DEVICEADDRTYPE		Device address type
Public	0	Public address
Randon	n 1	Random address

4.4.1.7 DEVICEADDR[n] (n=0..1)

Address offset: $0x0A4 + (n \times 0x4)$

Device address n



Bit n	umbe	r	313	30 2	9 2	28 2	27 2	6 2	25 2	24 2	23 2	22 2	1 2	0 19	9 1	3 17	7 16	5 15	5 14	4 13	3 12	11	10	9	8	7	6	5	4	3	2 :	1 0
ID			Α .	A A	Δ,	A .	Α,	Δ,	Α	Α	Α	A A	\	Δ Δ	. 4	. A	\ A	A	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Δ ,	4 A
Rese	t OxFI	FFFFFF	1	1 1	1	1	1 :	1	1	1	1	1 1	L 1	l 1	. 1	. 1	. 1	1	. 1	1	1	1	1	1	1	1	1	1	1	1	1 :	l 1
ID																																
Α	R	DEVICEADDR								4	18 l	oit d	levi	ice a	ado	res	S															
										ı	DΕV	/ICE	AD	DR[0] (con	tair	ns t	he	lea	st si	gni	fica	nt l	oits	of						
										1	he	dev	ice	ado	dre	SS.	DE	۷IC	EAI	DDF	R[1]	100	ntai	ns t	he	mc	st					
										5	igr	nifica	ant	bits	s of	th	e d	evi	ce a	dd	ress	s. O	nly	bits	s [1	5:0] of	f				
										ı	DΕV	/ICE	AD	DR[1] a	are	use	ed.														

4.4.1.8 INFO.PART

Address offset: 0x100

Part code

Bit nu	umbe	er		313	0 29	28	27 2	26 2	5 2	4 23	3 22	21	20 1	19 1	8 17	' 16	15	14	13 1	12 1	1 10	9	8	7	6	5	4 3	2	1	0
ID				A	4 A	Α	Α.	A A	4 4	Α Α	Α	Α	Α.	A A	A	Α	Α	Α	A	Α /	4 A	Α	Α	Α	Α	Α.	A A	A	Α	Α
Reset	t 0x0	0052805		0 (0 0	0	0	0 (0 (0	0	0	0	0 1	0 ا	1	0	0	1	0 :	1 0	0	0	0	0	0	0 0	1	0	1
ID																														
Α	R	PART								Pa	art o	code	:																	
			N52805	0x52	2805	,				n	RF5	280	5																	
			N52810	0x52	2810)				nl	RF5	281	0																	
			N52811	0x52	2811					n	RF5	281	1																	
			N52832	0x52	2832	2				nl	RF5	283	2																	
			Unspecified	0xFF	FFF	FFF				U	nsp	ecifi	ed																	

4.4.1.9 INFO.VARIANT

Address offset: 0x104

Part variant, hardware version and production configuration

Bit n	umbe	r		31 3	0 29	28 2	7 26	25	24	23 2	22 2:	1 20	19	18 1	.7 1	.6 1	.5 1	1 13	12	11 1	0 9	8	7	6	5	4 3	2	1	0
ID				A A	A	Α .	A A	Α	Α	Α	А А	A A	Α	Α ,	Δ ,	Δ ,	4 Δ	Α	Α	A A	A	Α	Α	Α	Α	ДД	A	Α	Α
Rese	et OxF	FFFFFF		1 1	. 1	1	1 1	1	1	1	1 1	1	1	1	1 :	1 :	1 1	1	1	1 1	. 1	1	1	1	1	1 1	1	1	1
ID										Des																			
Α	R	VARIANT								Par	t var	iant,	, ha	rdw	are	ve	rsio	n ar	ıd p	rodu	ctio	n							
										con	figu	ratio	n, e	enco	de	d as	s AS	CII											
			AAAA	0x41	414	141				AAA	AΑ																		
			AAA0	0x41	.414	130				AAA	0																		
			AABA	0x41	414	241				AAE	ЗА																		
			AABB	0x41	414	242				AAE	зв																		
			AAB0	0x41	4142	230				AAE	30																		
			AACA	0x41	4143	341				AAC	CA																		
			AACB	0x41	414	342				AAC	СВ																		
			AAC0	0x41	414	330				AAG	0																		
			Unspecified	0xFF	FFFF	FF				Uns	peci	ified																	

4.4.1.10 INFO.PACKAGE

Address offset: 0x108

Package option



Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field			Description
A R PACKAGE			Package option
	CA	0x2004	CAxx - WLCSP
	Unspecified	0xFFFFFFF	Unspecified

4.4.1.11 INFO.RAM

Address offset: 0x10C

RAM variant

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0x00000018		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A R RAM			RAM variant
	K24	0x18	24 kByte RAM
	Unspecified	0xFFFFFFF	Unspecified

4.4.1.12 INFO.FLASH

Address offset: 0x110

Flash variant

Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ААААА	A A A A A A A A A A A A A A A A A A A
Reset 0x000000C0	0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
ID Acce Field Value ID		Description
A R FLASH		Flash variant
K192	0xC0	192 kByte flash
Unspeci	fied 0xFFFFFFF	Unspecified

4.4.1.13 TEMP.A0

Address offset: 0x404 Slope definition A0

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID	A A A A A A A A A A A A A A A A A A A	Α
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1
ID Acce Field Value ID		
A R A	A (slope definition) register	

4.4.1.14 TEMP.A1

Address offset: 0x408 Slope definition A1





Reset OxFFFFFFFFF	
ID A A A A A A	1 1 1 1 1
	A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	4 3 2 1 0

4.4.1.15 TEMP.A2

Address offset: 0x40C Slope definition A2

A R A		A (slope definition) register
ID Acce Field		
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

4.4.1.16 TEMP.A3

Address offset: 0x410 Slope definition A3

A R A		A (slope definition) register
ID Acce Field		
Reset 0xFFFFFFF	1 1 1 1 1 1	11111111111111111111111111111
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

4.4.1.17 TEMP.A4

Address offset: 0x414 Slope definition A4

Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field		Description
A R A		A (slope definition) register

4.4.1.18 TEMP.A5

Address offset: 0x418 Slope definition A5

A R A		A (slope definition) register
ID Acce Field		
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



4.4.1.19 TEMP.B0

Address offset: 0x41C

Y-intercept B0

A R B		B (y-intercept)							
ID Acce Field									
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1	1 1 1 1	1 :	l 1	1 1	1 1	1 1 1
ID			А	AAAA	Α /	A A	A A	A A	A A A
Bit number	31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 3	17 16 15 14 13 :	12 11 10 9	8	7 6	5 4	3 2	2 1 0

4.4.1.20 TEMP.B1

Address offset: 0x420

Y-intercept B1

Δ R B			B (v-inte	rcent	-)														
ID Acce Field																				
Reset 0xFFFFFF	F .	1 1 1 1 1 1 1	1 1	1 1	1 :	1 1	1 1	1	1 :	1 1	1	1	1	1 1	. 1	1	1	1	1 1	. 1
ID									,	Α Α	A	Α	Α	A A	A	Α	Α	Α	A A	A A
Bit number		31 30 29 28 27 26 25	24 23 :	22 21	. 20 1	9 18	17 1	6 15	14 1	3 12	2 11	10	9	8 7	6	5	4	3	2 1	. 0

4.4.1.21 TEMP.B2

Address offset: 0x424

Y-intercept B2

Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID		A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field		
A R B		B (y-intercept)

4.4.1.22 TEMP.B3

Address offset: 0x428

Y-intercept B3

Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 1	13 12 11 10 9 8 7	6 5 4 3 2 1 0
ID		,	A A A A A A	A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1
ID Acce Field Value ID				
A R B		B (y-intercept)		

4.4.1.23 TEMP.B4

Address offset: 0x42C

Y-intercept B4



Bit number	31 30 29 28 27 26 25 24 23 22 21 2	20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
ID		АААА	. A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1
ID Acce Field Value ID			

4.4.1.24 TEMP.B5

Address offset: 0x430

Y-intercept B5

A R B		B (y-intercept)											
ID Acce Field													
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1	1 1	1 1	1 1	1	1	1 1	1	1	1 1	1
ID				Α	A A	A A	A	Α	A A	A A	Α	A A	A A
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 1	8 17 16 15 :	14 13	12 11	. 10 9	8	7	6 5	5 4	3	2 3	. 0

4.4.1.25 TEMP.TO

Address offset: 0x434

Segment end TO

		T (segment end) regis							
ID Acce Field									
Reset 0xFFFFFFF	1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1	1 1 1 1	. 1	1 1	1	1 1	1 1
ID					Α .	А А	Α /	4 A	A A
Bit number	31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17	16 15 14 13 12	11 10 9 8	3 7	6 5	4	3 2	1 0

4.4.1.26 TEMP.T1

Address offset: 0x438

Segment end T1

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field Value ID	Value Description
A R T	T (segment end) register

4.4.1.27 TEMP.T2

Address offset: 0x43C

Segment end T2

A R T		T (segment end) re	gister						
ID Acce Field									
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1111111	1 1 1 1 1	1 1 1 1	1 1	1	1 1	1 1	111
ID					Α	Α ,	4 A	A A	A A A
Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 1	17 16 15 14 13	12 11 10 9	8 7	6 !	5 4	3 2	2 1 0

T (segment end) register



4.4.1.28 TEMP.T3

Address offset: 0x440

Segment end T3

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field		
A R T		T (segment end) register

4.4.1.29 TEMP.T4

Address offset: 0x444 Segment end T4

Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field		
ΔRT		T (segment end) register

4.5 UICR — User information configuration registers

The user information configuration registers (UICRs) are non-volatile memory (NVM) registers for configuring user-specific settings.

For information on writing UICR registers, see the NVMC — Non-volatile memory controller on page 18 and Memory on page 15 chapters.

4.5.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x10001000	UICR	UICR	User information configuration	

Table 10: Instances

Register	Offset	Description	
UNUSED0	0x000		Reserved
UNUSED1	0x004		Reserved
UNUSED2	0x008		Reserved
UNUSED3	0x010		Reserved
NRFFW[0]	0x014	Reserved for Nordic firmware design	
NRFFW[1]	0x018	Reserved for Nordic firmware design	
NRFFW[2]	0x01C	Reserved for Nordic firmware design	
NRFFW[3]	0x020	Reserved for Nordic firmware design	
NRFFW[4]	0x024	Reserved for Nordic firmware design	
NRFFW[5]	0x028	Reserved for Nordic firmware design	
NRFFW[6]	0x02C	Reserved for Nordic firmware design	
NRFFW[7]	0x030	Reserved for Nordic firmware design	



RegisterOffsetDescriptionNRFFW[8]0x034Reserved for Nordic firmware designNRFFW[9]0x038Reserved for Nordic firmware designNRFFW[10]0x03CReserved for Nordic firmware designNRFFW[11]0x040Reserved for Nordic firmware designNRFFW[12]0x044Reserved for Nordic firmware designNRFHW[0]0x050Reserved for Nordic hardware designNRFHW[1]0x054Reserved for Nordic hardware designNRFHW[2]0x058Reserved for Nordic hardware designNRFHW[3]0x05CReserved for Nordic hardware designNRFHW[4]0x060Reserved for Nordic hardware designNRFHW[5]0x064Reserved for Nordic hardware designNRFHW[6]0x068Reserved for Nordic hardware designNRFHW[7]0x06CReserved for Nordic hardware designNRFHW[8]0x070Reserved for Nordic hardware designNRFHW[9]0x074Reserved for Nordic hardware designNRFHW[10]0x078Reserved for Nordic hardware design
NRFFW[9] 0x038 Reserved for Nordic firmware design NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design NRFHW[3] 0x05C Reserved for Nordic hardware design NRFHW[4] 0x060 Reserved for Nordic hardware design NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFFW[10] 0x03C Reserved for Nordic firmware design NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design NRFHW[3] 0x05C Reserved for Nordic hardware design NRFHW[4] 0x060 Reserved for Nordic hardware design NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFFW[11] 0x040 Reserved for Nordic firmware design NRFFW[12] 0x044 Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design NRFHW[3] 0x05C Reserved for Nordic hardware design NRFHW[4] 0x060 Reserved for Nordic hardware design NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFFW[12] 0x044 Reserved for Nordic firmware design NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design NRFHW[3] 0x05C Reserved for Nordic hardware design NRFHW[4] 0x060 Reserved for Nordic hardware design NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design
NRFHW[0] 0x050 Reserved for Nordic hardware design NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design NRFHW[3] 0x05C Reserved for Nordic hardware design NRFHW[4] 0x060 Reserved for Nordic hardware design NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFHW[1] 0x054 Reserved for Nordic hardware design NRFHW[2] 0x058 Reserved for Nordic hardware design NRFHW[3] 0x05C Reserved for Nordic hardware design NRFHW[4] 0x060 Reserved for Nordic hardware design NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFHW[2] 0x058 Reserved for Nordic hardware design NRFHW[3] 0x05C Reserved for Nordic hardware design NRFHW[4] 0x060 Reserved for Nordic hardware design NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFHW[3] 0x05C Reserved for Nordic hardware design NRFHW[4] 0x060 Reserved for Nordic hardware design NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFHW[4] 0x060 Reserved for Nordic hardware design NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFHW[5] 0x064 Reserved for Nordic hardware design NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFHW[6] 0x068 Reserved for Nordic hardware design NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFHW[7] 0x06C Reserved for Nordic hardware design NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFHW[8] 0x070 Reserved for Nordic hardware design NRFHW[9] 0x074 Reserved for Nordic hardware design
NRFHW[9] 0x074 Reserved for Nordic hardware design
•
NRFHW[10] 0x078 Reserved for Nordic hardware design
NRFHW[11] 0x07C Reserved for Nordic hardware design
CUSTOMER[0] 0x080 Reserved for customer
CUSTOMER[1] 0x084 Reserved for customer
CUSTOMER[2] 0x088 Reserved for customer
CUSTOMER[3] 0x08C Reserved for customer
CUSTOMER[4] 0x090 Reserved for customer
CUSTOMER[5] 0x094 Reserved for customer
CUSTOMER[6] 0x098 Reserved for customer
CUSTOMER[7] 0x09C Reserved for customer
CUSTOMER[8] 0x0A0 Reserved for customer
CUSTOMER[9] 0x0A4 Reserved for customer
CUSTOMER[10] 0x0A8 Reserved for customer
CUSTOMER[11] 0x0AC Reserved for customer
CUSTOMER[12] 0x0B0 Reserved for customer
CUSTOMER[13] 0x0B4 Reserved for customer
CUSTOMER[14] 0x0B8 Reserved for customer
CUSTOMER[15] 0x0BC Reserved for customer
CUSTOMER[16] 0x0C0 Reserved for customer
CUSTOMER[17] 0x0C4 Reserved for customer
CUSTOMER[18] 0x0C8 Reserved for customer
CUSTOMER[19] 0x0CC Reserved for customer
CUSTOMER[20] 0x0D0 Reserved for customer
CUSTOMER[21] 0x0D4 Reserved for customer
CUSTOMER[22] 0x0D8 Reserved for customer
CUSTOMER[23] 0x0DC Reserved for customer
CUSTOMER[24] 0x0E0 Reserved for customer
CUSTOMER[25] 0x0E4 Reserved for customer
CUSTOMER[26] 0x0E8 Reserved for customer
CUSTOMER[27] 0x0EC Reserved for customer
CUSTOMER[28] 0x0F0 Reserved for customer
CUSTOMER[29] 0x0F4 Reserved for customer
CUSTOMER[30] 0x0F8 Reserved for customer
CUSTOMER[31] 0x0FC Reserved for customer
PSELRESET[0] 0x200 Mapping of the nRESET function (see POWER chapter for details)
PSELRESET[1] 0x204 Mapping of the nRESET function (see POWER chapter for details)
APPROTECT 0x208 Access port protection
ONZOO ACCCCS POIL PROLECTION

Table 11: Register overview



4.5.1.1 NRFFW[n] (n=0..12)

Address offset: $0x014 + (n \times 0x4)$

Reserved for Nordic firmware design

A	RW NRFFW	Reserved for Nordic firmware design	
ID			
Rese	et OxFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1
ID		A A A A A A A A A A A A A A A A A A A	Α
Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0

4.5.1.2 NRFHW[n] (n=0..11)

Address offset: $0x050 + (n \times 0x4)$

Reserved for Nordic hardware design

A RW NRFHW	Reserved for Nordic hardware design
ID Acce Field	
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

4.5.1.3 CUSTOMER[n] (n=0..31)

Address offset: $0x080 + (n \times 0x4)$

Reserved for customer

	DIAL CLISTONAED	5
ID		
Rese	t OxFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID		A A A A A A A A A A A A A A A A A A A
Bit n	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

4.5.1.4 PSELRESET[n] (n=0..1)

Address offset: $0x200 + (n \times 0x4)$

Mapping of the nRESET function (see POWER chapter for details)

All PSELRESET registers have to contain the same value for a pin mapping to be valid. If values are not the same, there will be no nRESET function exposed on a GPIO. As a result, the device will always start independently of the levels present on any of the GPIOs.

Bit r	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		21	GPIO pin number onto which nRESET is exposed
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect





4.5.1.5 APPROTECT

Address offset: 0x208
Access port protection

Bit number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field			Description
A RW PALL			Enable or disable access port protection.
			See Debug on page 37 for more information.
	Disabled	0xFF	See Debug on page 37 for more information. Disable

4.6 EasyDMA

EasyDMA is a module implemented by some peripherals to gain direct access to Data RAM.

EasyDMA is an AHB bus master similar to CPU and is connected to the AHB multilayer interconnect for direct access to Data RAM. EasyDMA is not able to access flash.

A peripheral can implement multiple EasyDMA instances to provide dedicated channels. For example, for reading and writing of data between the peripheral and RAM. This concept is illustrated in EasyDMA example on page 34.




Figure 4: EasyDMA example



An EasyDMA channel is implemented in the following way, but some variations may occur:

```
READERBUFFER_SIZE 5
WRITERBUFFER_SIZE 6

uint8_t readerBuffer[READERBUFFER_SIZE] __at__ 0x20000000;
uint8_t writerBuffer[WRITERBUFFER_SIZE] __at__ 0x200000005;

// Configuring the READER channel
MYPERIPHERAL->READER.MAXCNT = READERBUFFER_SIZE;
MYPERIPHERAL->READER.PTR = &readerBuffer;

// Configure the WRITER channel
MYPERIPHERAL->WRITER.MAXCNT = WRITEERBUFFER_SIZE;
MYPERIPHERAL->WRITER.MAXCNT = &writerBuffer;
```

This example shows a peripheral called MYPERIPHERAL that implements two EasyDMA channels - one for reading called READER, and one for writing called WRITER. When the peripheral is started, it is assumed that the peripheral will perform the following tasks:

- Read 5 bytes from the readerBuffer located in RAM at address 0x20000000
- Process the data
- Write no more than 6 bytes back to the writerBuffer located in RAM at address 0x20000005

The memory layout of these buffers is illustrated in EasyDMA memory layout on page 35.

0x20000000	readerBuffer[0]	readerBuffer[1]	readerBuffer[2]	readerBuffer[3]
0x20000004	readerBuffer[4]	writerBuffer[0]	writerBuffer[1]	writerBuffer[2]
0x20000008	writerBuffer[3]	writerBuffer[4]	writerBuffer[5]	

Figure 5: EasyDMA memory layout

The WRITER.MAXCNT register should not be specified larger than the actual size of the buffer (writerBuffer). Otherwise, the channel would overflow the writerBuffer.

Once an EasyDMA transfer is completed, the AMOUNT register can be read by the CPU to see how many bytes were transferred. For example, CPU can read MYPERIPHERAL->WRITER.AMOUNT register to see how many bytes WRITER wrote to RAM.

Note: The PTR register of a READER or WRITER must point to a valid memory region before use. The reset value of a PTR register is not guaranteed to point to valid memory. See Memory on page 15 for more information about the different memory regions and EasyDMA connectivity.

4.6.1 EasyDMA error handling

Some errors may occur during DMA handling.

If READER.PTR or WRITER.PTR is not pointing to a valid memory region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 15 for more information about the different memory regions.



If several AHB bus masters try to access the same AHB slave at the same time, AHB bus congestion might occur. An EasyDMA channel is an AHB master. Depending on the peripheral, the peripheral may either stall and wait for access to be granted, or lose data.

4.6.2 EasyDMA array list

EasyDMA is able to operate in Array List mode.

The Array List mode is implemented in channels where the LIST register is available.

The array list does not provide a mechanism to explicitly specify where the next item in the list is located. Instead, it assumes that the list is organized as a linear array where items are located one after the other in RAM.

The EasyDMA Array List can be implemented by using the data structure ArrayList_type as illustrated in the code example below using a READER EasyDMA channel as an example:

```
#define BUFFER_SIZE 4

typedef struct ArrayList
{
   uint8_t buffer[BUFFER_SIZE];
} ArrayList_type;

ArrayList_type ReaderList[3] __at__ 0x20000000;

MYPERIPHERAL->READER.MAXCNT = BUFFER_SIZE;
MYPERIPHERAL->READER.PTR = &ReaderList;
MYPERIPHERAL->READER.LIST = MYPERIPHERAL_READER_LIST_ArrayList;
```

The data structure only includes a buffer with size equal to the size of READER.MAXCNT register. EasyDMA uses the READER.MAXCNT register to determine when the buffer is full.

0x20000000 : ReaderList[0] buffer[0] buffer[1] buffer[2] buffer[3] 0x20000004 : ReaderList[1] buffer[0] buffer[1] buffer[2] buffer[3] 0x20000008 : ReaderList[2] buffer[0] buffer[1] buffer[2] buffer[3]

Figure 6: EasyDMA array list

4.7 AHB multilayer

AHB multilayer enables parallel access paths between multiple masters and slaves in a system. Access is resolved using priorities.

Each bus master is connected to the slave devices using an interconnection matrix. The bus masters are assigned priorities. Priorities are used to resolve access when two (or more) bus masters request access to the same slave device. The following applies:



4454_187 v1.2 36

READER.PTR = &ReaderList

- If two (or more) bus masters request access to the same slave device, the master with the highest priority is granted the access first.
- Bus masters with lower priority are stalled until the higher priority master has completed its transaction.
- If the higher priority master pauses at any point during its transaction, the lower priority master in
 queue is temporarily granted access to the slave device until the higher priority master resumes its
 activity.
- Bus masters that have the same priority are mutually exclusive, thus cannot be used concurrently.

Below is a list of bus masters in the system and their priorities.

Bus master name	Description
CPU	
SPIMO/SPISO	Same priority and mutually exclusive
RADIO	
CCM/ECB/AAR	Same priority and mutually exclusive
SAADC	
UARTEO	
TWIM0/TWIS0	Same priority and mutually exclusive

Table 12: AHB bus masters (listed in priority order, highest to lowest)

Defined bus masters are the CPU and the peripherals with implemented EasyDMA, and the available slaves are RAM AHB slaves. How the bus masters and slaves are connected using the interconnection matrix is illustrated in Memory on page 15.

4.8 Debug

Debug system offers a flexible and powerful mechanism for non-intrusive debugging.




Figure 7: Debug overview

The main features of the debug system are the following:

- Two-pin serial wire debug (SWD) interface
- Flash patch and breakpoint (FPB) unit that supports:
 - Two literal comparators



• Six instruction comparators

4.8.1 DAP - Debug access port

An external debugger can access the device via the DAP.

The debug access port (DAP) implements a standard ARM[®] CoreSight^{$^{\text{M}}$} serial wire debug port (SW-DP), which implements the serial wire debug protocol (SWD). SWD is a two-pin serial interface, see SWDCLK and SWDIO in Debug overview on page 37.

In addition to the default access port in CPU (AHB-AP), the DAP includes a custom control access port (CTRL-AP). The CTRL-AP is described in more detail in CTRL-AP - Control access port on page 38.

Note:

- The SWDIO line has an internal pull-up resistor.
- The SWDCLK line has an internal pull-down resistor.

4.8.2 CTRL-AP - Control access port

The control access port (CTRL-AP) is a custom access port that enables control of the device when other access ports in the DAP are disabled by the access port protection.

Access port protection blocks the debugger from read and write access to all CPU registers and memory-mapped addresses. See the UICR register APPROTECT on page 34 for more information on enabling access port protection.

Control access port has the following features:

- Soft reset, see Reset on page 51 for more information
- Disabling of access port protection, which is the reason why CTRL-AP allows control of the device even when all other access ports in the DAP are disabled by the access port protection

Access port protection is disabled by issuing an ERASEALL command via CTRL-AP. This command will erase the flash, UICR, and RAM.

4.8.2.1 Registers

Register	Offset	Description
RESET	0x000	Soft reset triggered through CTRL-AP
ERASEALL	0x004	Erase all
ERASEALLSTATUS	0x008	Status register for the ERASEALL operation
APPROTECTSTATUS	0x00C	Status register for access port protection
IDR	0x0FC	CTRL-AP identification register, IDR

Table 13: Register overview

4.8.2.1.1 RESET

Address offset: 0x000

Soft reset triggered through CTRL-AP



Bit number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID			A			
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
ID Acce Field						
A RW RESET			Soft reset triggered through CTRL-AP. See Reset behavior in			
			POWER chapter for more details.			
	NoReset	0	Reset is not active			
	Reset	1	Reset is active. Device is held in reset.			

4.8.2.1.2 ERASEALL

Address offset: 0x004

Erase all

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W ERASEALL			Erase all flash and RAM
		NoOperation	0	No operation
		Erase	1	Erase all flash and RAM

4.8.2.1.3 ERASEALLSTATUS

Address offset: 0x008

Status register for the ERASEALL operation

Bit no	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				,
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	R ERASEALLSTATUS			Status register for the ERASEALL operation
		Ready	0	ERASEALL is ready
		Busy	1	ERASEALL is busy (on-going)

4.8.2.1.4 APPROTECTSTATUS

Address offset: 0x00C

Status register for access port protection

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	R APPROTECTSTATUS			Status register for access port protection
		Enabled	0	Access port protection enabled
		Disabled	1	Access port protection not enabled

4.8.2.1.5 IDR

Address offset: 0x0FC

CTRL-AP identification register, IDR



Bit n	umbe	r		31	. 30 2	9 2	28 2	7 2	6 25	5 24	1 23	22	21 2	20 :	19 1	8 1	7 16	15	14	13 1	2 13	. 10	9	8	7	6	5	4 3	2	1	0
ID				Ε	E		E C) [) D	D	С	С	С	С	C (0	В	В	В	В					Α	Α.	Α	A A	A	Α	Α
Rese	t 0x0	2880000		0	0 ()	0 (0) 1	0	1	0	0	0	1 () (0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0
ID																															
Α	R	APID									AP	ide	entif	ica	tion																_
В	R	CLASS									Access port (AP) class																				
			NotDefined	0x	:0						No	de	fine	d c	lass																
			MEMAP	0x	:8						M	emo	ory a	эсс	ess	por	t														
С	R	JEP106ID								JEDEC JEP106 identity code																					
D	R	JEP106CONT				JEDEC JEP106 continuation code																									
E	R	REVISION		Revision																											

4.8.2.2 Electrical specification

4.8.2.2.1 Control access port

Symbol	Description	Min.	Тур.	Max.	Units
R _{pull}	Internal SWDIO and SWDCLK pull up/down resistance		13		kΩ
f _{SWDCLK}	SWDCLK frequency	0.125		8	MHz

4.8.3 Debug interface mode

Before an external debugger can access either CPU's access port (AHB-AP) or the control access port (CTRL-AP), the debugger must first request the device to power up via CxxxPWRUPREQ in the SWJ-DP.

If the device is in System OFF when power is requested via CxxxPWRUPREQ, the system will wake up and the DIF flag in RESETREAS on page 56 will be set. The device is in the debug interface mode as long as the debugger is requesting power via CxxxPWRUPREQ. Once the debugger stops requesting power via CxxxPWRUPREQ, the device is back in normal mode. Some peripherals behave differently in Debug Interface mode compared to normal mode. These differences are described in more detail in the chapters of the peripherals that are affected.

When a debug session is over, the external debugger must make sure to put the device back into normal mode since the overall power consumption is higher in debug interface mode than in normal mode.

For details on how to use the debug capabilities, read the debug documentation of your IDE.

4.8.4 Real-time debug

The nRF52805 supports real-time debugging.

Real-time debugging allows interrupts to execute to completion in real time when breakpoints are set in thread mode or lower priority interrupts. This enables developers to set breakpoints and single-step through the code without the risk of real-time event-driven threads running at higher priority failing. For example, this enables the device to continue to service the high-priority interrupts of an external controller or sensor without failure or loss of state synchronization while the developer steps through code in a low-priority thread.



5 Power and clock management

5.1 Power management unit (PMU)

Power and clock management in nRF52805 is designed to automatically ensure maximum power efficiency.

The core of the power and clock management system is the power management unit (PMU) illustrated in Power management unit on page 41.




Figure 8: Power management unit

The PMU automatically detects which power and clock resources are required by the different components in the system at any given time. It will then start/stop and choose operation modes in supply regulators and clock sources, without user interaction, to achieve the lowest power consumption possible.

5.2 Current consumption

Because the system is continually being tuned by the Power management unit (PMU) on page 41, estimating an application's current consumption can be challenging when measurements cannot be directly performed on the hardware. To facilitate the estimation process, a set of current consumption scenarios are provided to show the typical current drawn from the VDD supply.

Each scenario specifies a set of operations and conditions applying to the given scenario. The following table shows a set of common conditions used in all scenarios, unless otherwise stated in the description of a given scenario. All scenarios are listed in Electrical specification on page 42.



Condition	Value
VDD	3 V
Temperature	25°C
СРИ	WFI (wait for interrupt)/WFE (wait for event) sleep
Peripherals	All idle
Clock	Not running
Regulator	LDO
RAM	In System ON, full 24 kB powered. In System OFF or System ON Idle, full 24 kB retention.
Compiler ³	GCC v4.9.3 20150529 (arm-none-eabi-gcc). Compiler flags: -O0 -falign-functions=16 -fno-strict-aliasing -mcpu=cortex-m4 -mfloat-abi=soft -msoft-float -mthumb.
32 MHz crystal ⁴	SMD 2520, 32 MHz, 10 pF +/- 10 ppm

Table 14: Current consumption scenarios, common conditions

5.2.1 Electrical specification

5.2.1.1 Sleep

Symbol	Description	Min.	Тур.	Max.	Units
I _{ON_RAMOFF_EVENT}	System ON, no RAM retention, wake on any event		0.6		μΑ
I _{ON_RAMON_EVENT}	System ON, full 24 kB RAM retention, wake on any event		0.8		μΑ
I _{ON_RAMON_POF}	System ON, full 24 kB RAM retention, wake on any event,		0.8		μΑ
	power-fail comparator enabled				
I _{ON_RAMON_GPIOTE}	System ON, full 24 kB RAM retention, wake on GPIOTE input		3.3		μΑ
	(event mode)				
I _{ON_RAMON_GPIOTEPOR}	RTSystem ON, full 24 kB RAM retention, wake on GPIOTE PORT		0.8		μΑ
	event				
I _{ON_RAMOFF_RTC}	System ON, no RAM retention, wake on RTC (running from		1.4		μΑ
	LFRC clock)				
I _{ON_RAMON_RTC}	System ON, full 24 kB RAM retention, wake on RTC (running		1.5		μΑ
	from LFRC clock)				
I _{OFF_RAMOFF_RESET}	System OFF, no RAM retention, wake on reset		0.3		μΑ
I _{OFF_RAMON_RESET}	System OFF, full 24 kB RAM retention, wake on reset		0.5		μΑ
$I_{ON_RAMON_RTC_LFXO}$	System ON, full 24 kB RAM retention, wake on RTC (running		1.1		μΑ
	from LFXO clock)				
I _{ON_RAMOFF_RTC_LFXO}	System ON, no RAM retention, wake on RTC (running from		1.0		μΑ
	LFXO clock)				



Applying only when CPU is running
 Applying only when HFXO is running




Figure 9: System OFF, no RAM retention, wake on reset (typical values)




Figure 10: System ON, full 24 kB RAM retention, wake on any event (typical values)



5.2.1.2 CPU running

Symbol	Description	Min.	Тур.	Max.	Units
I _{CPU0}	CPU running CoreMark @64 MHz from flash, Clock = HFXO,		2.2		mA
	Regulator = DC/DC				
I _{CPU1}	CPU running CoreMark @64 MHz from flash, Clock = HFXO		4.2		mA
I _{CPU2}	CPU running CoreMark @64 MHz from RAM, Clock = HFXO,		2.1		mA
	Regulator = DC/DC				
I _{CPU3}	CPU running CoreMark @64 MHz from RAM, Clock = HFXO		4		mA
I _{CPU4}	CPU running CoreMark @64 MHz from flash, Clock = HFINT,		2		mA
	Regulator = DC/DC				

5.2.1.3 Radio transmitting/receiving

Symbol	Description	Min.	Тур.	Max.	Units
I _{RADIO_TX0}	Radio transmitting @ 4 dBm output power, 1 Mbps		8		mA
	Bluetooth Low Energy (BLE) mode, Clock = HFXO, Regulator				
	= DC/DC				
I _{RADIO_TX1}	Radio transmitting @ 0 dBm output power, 1 Mbps BLE		5.8		mA
	mode, Clock = HFXO, Regulator = DC/DC				
I _{RADIO_TX2}	Radio transmitting @ -40 dBm output power, 1 Mbps BLE		3.4		mA
	mode, Clock = HFXO, Regulator = DC/DC				
I _{RADIO_TX3}	Radio transmitting @ 0 dBm output power, 1 Mbps BLE		10.5		mA
	mode, Clock = HFXO				
I _{RADIO_TX4}	Radio transmitting @ -40 dBm output power, 1 Mbps BLE		5.1		mA
	mode, Clock = HFXO				
I _{RADIO_RXO}	Radio receiving @ 1 Mbps BLE mode, Clock = HFXO,		6.1		mA
	Regulator = DC/DC				
I _{RADIO_RX1}	Radio receiving @ 1 Mbps BLE mode, Clock = HFXO		10.8		mA






Figure 11: Radio transmitting @ 4 dBm output power, 1 Mbps BLE mode, Clock = HFXO, Regulator = DC/DC (typical values)




Figure 12: Radio transmitting @ 0 dBm output power, 1 Mbps BLE mode, Clock = HFXO, Regulator = DC/DC (typical values)



5.2.1.4 RNG active

Symbol	Description	Min.	Тур.	Max.	Units
I _{RNG0}	RNG running		539		μΑ

5.2.1.5 TEMP active

Symbol	Description	Min.	Тур.	Max.	Units
I _{TEMPO}	TEMP started		1.0		mA

5.2.1.6 TIMER running

Symbol	Description	Min.	Тур.	Max.	Units
I _{TIMERO}	One TIMER instance running @ 1 MHz, Clock = HFINT		432		μΑ
I _{TIMER1}	Two TIMER instances running @ 1 MHz, Clock = HFINT		432		μΑ
I _{TIMER2}	One TIMER instance running @ 1 MHz, Clock = HFXO		730		μΑ
I _{TIMER3}	One TIMER instance running @ 16 MHz, Clock = HFINT		495		μΑ
I _{TIMER4}	One TIMER instance running @ 16 MHz, Clock = HFXO		792		μΑ

5.2.1.7 SAADC active

Symbol	Description	Min.	Тур.	Max.	Units	
I _{SAADC,RUN}	SAADC sampling @ 16 ksps, Acquisition time = 20 μ s, Clock =		1.1		mA	
	HFXO, Regulator = DCDC					

5.2.1.8 WDT active

Symbol	Description	Min.	Тур.	Max.	Units
I _{WDT,STARTED}	WDT started		1.3		μΑ

5.2.1.9 Compounded

Symbol	Description	Min.	Тур.	Max.	Units
I _{SO}	CPU running CoreMark from flash, Radio transmitting @ 0		7.4		mA
	dBm output power, 1 Mbps $ extit{Bluetooth}^{\otimes}$ Low Energy (BLE)				
	mode, Clock = HFXO, Regulator = DC/DC				
I _{S1}	CPU running CoreMark from flash, Radio receiving @ 1		7.6		mA
	Mbps BLE mode, Clock = HFXO, Regulator = DC/DC				
I _{S2}	CPU running CoreMark from flash, Radio transmitting @ 0		13.8		mA
	dBm output power, 1 Mbps BLE mode, Clock = HFXO				
I _{S3}	CPU running CoreMark from flash, Radio receiving @ 1		14.2		mA
	Mbps BLE mode, Clock = HFXO				

5.3 POWER — Power supply

This device has the following power supply features:

- On-chip LDO and DC/DC regulators
- Global System ON/OFF modes with individual RAM section power control



- Analog or digital pin wakeup from System OFF
- Supervisor HW to manage power on reset, brownout, and power fail
- Auto-controlled refresh modes for LDO and DC/DC regulators to maximize efficiency
- Automatic switching between LDO and DC/DC regulator based on load to maximize efficiency

Note: Two additional external passive components are required to use the DC/DC regulator.

5.3.1 Regulators

The following internal power regulator alternatives are supported:

- Internal LDO regulator
- Internal DC/DC regulator

The LDO is the default regulator.

The DC/DC regulator can be used as an alternative to the LDO regulator and is enabled through the DCDCEN on page 58 register. Using the DC/DC regulator will reduce current consumption compared to when using the LDO regulator, but the DC/DC regulator requires an external LC filter to be connected, as shown in DC/DC regulator setup on page 48.




Figure 13: LDO regulator setup






Figure 14: DC/DC regulator setup

5.3.2 System OFF mode

System OFF is the deepest power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated.

The device can be put into System OFF mode using the register SYSTEMOFF on page 56. When in System OFF mode, the device can be woken up through one of the following signals:

- The DETECT signal, optionally generated by the GPIO peripheral
- Δ reset

When the system wakes up from System OFF mode, it gets reset. For more details, see Reset behavior on page 52.

One or more RAM sections can be retained in System OFF mode, depending on the settings in the RAM[n].POWER registers.

RAM[n].POWER are retained registers, see Reset behavior. These registers are usually overwritten by the startup code provided with the nRF application examples.

Before entering System OFF mode, the user must make sure that all on-going EasyDMA transactions have been completed. This is usually accomplished by making sure that the EasyDMA enabled peripheral is not active when entering System OFF.

5.3.2.1 Emulated System OFF mode

If the device is in debug interface mode, System OFF will be emulated to secure that all required resources needed for debugging are available during System OFF.

See Debug on page 37 for more information. Required resources needed for debugging include the following key components:

- Debug on page 37
- CLOCK Clock control on page 60
- POWER Power supply on page 46
- NVMC Non-volatile memory controller on page 18
- CPU
- Flash



RAM

Since the CPU is kept on in an emulated System OFF mode, it is recommended to add an infinite loop directly after entering System OFF, to prevent the CPU from executing code that normally should not be executed.

5.3.3 System ON mode

System ON is the default state after power-on reset. In System ON, all functional blocks such as the CPU or peripherals can be in IDLE or RUN mode, depending on the configuration set by the software and the state of the application executing.

Register RESETREAS on page 56 provides information about the source causing the wakeup or reset.

The system can switch the appropriate internal power sources on and off, depending on how much power is needed at any given time. The power requirement of a peripheral is directly related to its activity level, and the activity level of a peripheral is usually raised and lowered when specific tasks are triggered or events are generated.

5.3.3.1 Sub power modes

In System ON mode, when both the CPU and all the peripherals are in IDLE mode, the system can reside in one of the two sub power modes.

The sub power modes are:

- Constant Latency
- Low-power

In Constant Latency mode, the CPU wakeup latency and the PPI task response are constant and kept at a minimum. This is secured by forcing a set of basic resources to be turned on while in sleep. Having a constant and predictable latency is at the cost of having increased power consumption. The Constant Latency mode is selected by triggering the CONSTLAT task.

In Low-power mode, the automatic power management system described in System ON mode on page 49 ensures that the most efficient supply option is chosen to save most power. Having the lowest power possible is at the cost of having a varying CPU wakeup latency and PPI task response. The Low-power mode is selected by triggering the LOWPWR task.

When the system enters System ON mode, it is by default in Low-power sub power mode.

5.3.4 Power supply supervisor

The power supply supervisor initializes the system at power-on and provides an early warning of impending power failure.

In addition, the power supply supervisor puts the system in a reset state if the supply voltage is too low for safe operation (brownout). The power supply supervisor is illustrated in Power supply supervisor on page 50.






Figure 15: Power supply supervisor

5.3.4.1 Power-fail comparator

The power-fail comparator (POF) can provide the CPU with an early warning of impending power failure. It will not reset the system, but give the CPU time to prepare for an orderly power-down.

The comparator features a hysteresis of V_{HYST} , as illustrated in Power-fail comparator (BOR = Brownout reset) on page 50. The threshold V_{POF} is set in register POFCON on page 57. If the POF is enabled and the supply voltage falls below V_{POF} , the POFWARN event will be generated. This event will also be generated if the supply voltage is already below V_{POF} at the time the POF is enabled, or if V_{POF} is reconfigured to a level above the supply voltage.

If power-fail warning is enabled and the supply voltage is below V_{POF} the power-fail comparator will prevent the NVMC from performing write operations to the NVM. See NVMC — Non-volatile memory controller on page 18 for more information about the NVMC.




Figure 16: Power-fail comparator (BOR = Brownout reset)

To save power, the power-fail comparator is not active in System OFF or in System ON when HFCLK is not running.



5.3.5 RAM power control

The RAM power control registers are used for configuring the following:

- The RAM sections to be retained during System OFF
- The RAM sections to be retained and accessible during System ON

In System OFF, retention of a RAM section is configured in the RETENTION field of the corresponding RAM[n] register.

In System ON, retention and accessibility for a RAM section is configured in the RETENTION and POWER fields of the corresponding RAM[n] register.

The following table summarizes the behavior of these registers.

Configuration		RAM section status							
System on/off	RAM[n].POWER.POWER	RAM[n].POWER.RETENTION	Accessible	Retained					
Off	Х	Off	No	No					
Off	X	On	No	Yes					
On	Off	Off	No	No					
On	Off^1	On	No	Yes					
On	On	x	Yes	Yes					

Table 15: RAM section configuration

The advantage of not retaining RAM contents is that the overall current consumption is reduced.

See chapter Memory on page 15 for more information on RAM sections.

5.3.6 Reset

There are multiple sources that may trigger a reset.

After a reset has occurred, register RESETREAS can be read to determine which source generated the reset.

5.3.6.1 Power-on reset

The power-on reset generator initializes the system at power-on.

The system is held in reset state until the supply has reached the minimum operating voltage and the internal voltage regulators have started.

A step increase in supply voltage of 300 mV or more, with rise time of 300 ms or less, within the valid supply range, may result in a system reset.

5.3.6.2 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted.

Pin reset is configured via the PSELRESET[n] registers.

Note: Pin reset is not available on all pins.

5.3.6.3 Wakeup from System OFF mode reset

The device is reset when it wakes up from System OFF mode.



¹ Not useful setting. RAM section power off gives negligible reduction in current consumption when retention is on.

The debug access port (DAP) is not reset following a wake up from System OFF mode if the device is in Debug Interface mode. See chapter Debug on page 37 for more information.

5.3.6.4 Soft reset

A soft reset is generated when the SYSRESETREQ bit of the Application Interrupt and Reset Control Register (AIRCR register) in the ARM® core is set.

Refer to ARM documentation for more details.

A soft reset can also be generated via the RESET on page 38 register in the CTRL-AP.

5.3.6.5 Watchdog reset

A Watchdog reset is generated when the watchdog times out.

See chapter WDT — Watchdog timer on page 338 for more information.

5.3.6.6 Brown-out reset

The brown-out reset generator puts the system in reset state if the supply voltage drops below the brownout reset (BOR) threshold.

Refer to section Power fail comparator on page 60 for more information.

5.3.7 Retained registers

A retained register is a register that will retain its value in System OFF mode and through a reset, depending on reset source. See individual peripheral chapters for information of which registers are retained for the various peripherals.

5.3.8 Reset behavior

Reset source	Reset targe	t							
	СРИ	Peripherals	GPIO	Debug ^a	SWJ-DP	RAM	WDT	Retained	RESETREAS
								registers	
CPU lockup ⁵	x	x	х						
Soft reset	x	x	x						
Wakeup from System OFF	x	x		x ⁶		x ⁷	х		
mode reset									
Watchdog reset ⁸	х	x	x	x		х	х	х	
Pin reset	x	x	x	х		х	х	х	
Brownout reset	x	x	x	х	х	х	х	х	х
Power on reset	x	x	x	х	х	х	х	х	х

Note: The RAM is never reset, but depending on reset source, RAM content may be corrupted.



^a All debug components excluding SWJ-DP. See Debug on page 37 for more information about the different debug components in the system.

⁵ Reset from CPU lockup is disabled if the device is in debug interface mode. CPU lockup is not possible in System OFF.

⁶ The Debug components will not be reset if the device is in debug interface mode.

⁷ RAM is not reset on wakeup from System OFF mode, but depending on settings in the RAM registers, parts, or the whole RAM may not be retained after the device has entered System OFF mode.

⁸ Watchdog reset is not available in System OFF.

5.3.9 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40000000	POWER	POWER	Power control	For 24 kB RAM variant, only RAM[0].x to
				RAM[2].x registers are in use.

Table 16: Instances

Register	Offset	Description
TASKS_CONSTLAT	0x078	Enable Constant Latency mode
TASKS_LOWPWR	0x07C	Enable Low-power mode (variable latency)
EVENTS_POFWARN	0x108	Power failure warning
EVENTS_SLEEPENTER	0x114	CPU entered WFI/WFE sleep
EVENTS_SLEEPEXIT	0x118	CPU exited WFI/WFE sleep
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESETREAS	0x400	Reset reason
SYSTEMOFF	0x500	System OFF register
POFCON	0x510	Power failure comparator configuration
GPREGRET	0x51C	General purpose retention register
GPREGRET2	0x520	General purpose retention register
DCDCEN	0x578	DC/DC enable register
RAM[0].POWER	0x900	RAM0 power control register. The RAM size will vary depending on product variant, and the
		RAMO register will only be present if the corresponding RAM AHB slave is present on the
		device.
RAM[0].POWERSET	0x904	RAM0 power control set register
RAM[0].POWERCLR	0x908	RAM0 power control clear register
RAM[1].POWER	0x910	RAM1 power control register. The RAM size will vary depending on product variant, and the
		RAM1 register will only be present if the corresponding RAM AHB slave is present on the
		device.
RAM[1].POWERSET	0x914	RAM1 power control set register
RAM[1].POWERCLR	0x918	RAM1 power control clear register
RAM[2].POWER	0x920	RAM2 power control register. The RAM size will vary depending on product variant, and the
		RAM2 register will only be present if the corresponding RAM AHB slave is present on the
		device.
RAM[2].POWERSET	0x924	RAM2 power control set register
RAM[2].POWERCLR	0x928	RAM2 power control clear register
RAM[3].POWER	0x930	RAM3 power control register. The RAM size will vary depending on product variant, and the
		RAM3 register will only be present if the corresponding RAM AHB slave is present on the
		device.
RAM[3].POWERSET	0x934	RAM3 power control set register
RAM[3].POWERCLR	0x938	RAM3 power control clear register
RAM[4].POWER	0x940	RAM4 power control register. The RAM size will vary depending on product variant, and the
		RAM4 register will only be present if the corresponding RAM AHB slave is present on the
		device.
RAM[4].POWERSET	0x944	RAM4 power control set register
RAM[4].POWERCLR	0x948	RAM4 power control clear register
RAM[5].POWER	0x950	RAM5 power control register. The RAM size will vary depending on product variant, and the
		RAM5 register will only be present if the corresponding RAM AHB slave is present on the
		device.
RAM[5].POWERSET	0x954	RAM5 power control set register
RAM[5].POWERCLR	0x958	RAM5 power control clear register



Register	Offset	Description
RAM[6].POWER	0x960	RAM6 power control register. The RAM size will vary depending on product variant, and the
		RAM6 register will only be present if the corresponding RAM AHB slave is present on the
		device.
RAM[6].POWERSET	0x964	RAM6 power control set register
RAM[6].POWERCLR	0x968	RAM6 power control clear register
RAM[7].POWER	0x970	RAM7 power control register. The RAM size will vary depending on product variant, and the
		RAM7 register will only be present if the corresponding RAM AHB slave is present on the
		device.
RAM[7].POWERSET	0x974	RAM7 power control set register
RAM[7].POWERCLR	0x978	RAM7 power control clear register

Table 17: Register overview

5.3.9.1 TASKS_CONSTLAT

Address offset: 0x078

Enable Constant Latency mode

Bit n	umbe	r		313	30 2	9 28	3 27 2	26 2	5 24	23	3 22	21	20 :	19 1	8 17	7 16	5 15	14	13 :	L2 1:	1 10	9	8	7	6 5	5 4	. 3	2	1 0
ID																													Α
Rese	et 0x00	0000000		0	0 (0 0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0 (0 0	0	0	0 0
ID																													
Α	W	TASKS_CONSTLAT								Er	nabl	e C	onst	tant	Lat	enc	y m	ode	•										
			Trigger	1						Tr	rigge	er ta	ask																

5.3.9.2 TASKS_LOWPWR

Address offset: 0x07C

Enable Low-power mode (variable latency)

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_LOWPWR			Enable Low-power mode (variable latency)
		Trigger	1	Trigger task

5.3.9.3 EVENTS_POFWARN

Address offset: 0x108 Power failure warning


Bit r	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_POFWARN			Power failure warning
		NotGenerated	0	Event not generated
		Generated	1	Event generated



5.3.9.4 EVENTS_SLEEPENTER

Address offset: 0x114

CPU entered WFI/WFE sleep



5.3.9.5 EVENTS_SLEEPEXIT

Address offset: 0x118

CPU exited WFI/WFE sleep

Bit number		31 30 29 28 27	26 25 2	4 23 22	21 20	19 18	17 10	6 15 :	14 13	3 12 1	1 10 9	8	7	6	5 4	1 3	2	1 0
ID																		Α
Reset 0x00000000		0 0 0 0 0	0 0 0	0 0	0 0	0 0	0 0	0	0 0	0 (0 0	0	0	0	0 (0	0	0 0
ID Acce Field																		
A RW EVENTS_SLEEPEX	IT			CPU e	xited	WFI/V	VFE sl	eep										
	NotGenerated	0		Event	not ge	enerat	ed											
	Generated	1		Event	gener	ated												

5.3.9.6 INTENSET

Address offset: 0x304

Enable interrupt

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			СВА
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW POFWARN			Write '1' to enable interrupt for event POFWARN
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW SLEEPENTER			Write '1' to enable interrupt for event SLEEPENTER
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW SLEEPEXIT			Write '1' to enable interrupt for event SLEEPEXIT
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

5.3.9.7 INTENCLR

Address offset: 0x308

Disable interrupt



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				C B A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW POFWARN			Write '1' to disable interrupt for event POFWARN
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW SLEEPENTER			Write '1' to disable interrupt for event SLEEPENTER
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW SLEEPEXIT			Write '1' to disable interrupt for event SLEEPEXIT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

5.3.9.8 RESETREAS

Address offset: 0x400

Reset reason

Unless cleared, the RESETREAS register will be cumulative. A field is cleared by writing '1' to it. If none of the reset sources are flagged, this indicates that the chip was reset from the on-chip reset generator, which will indicate a power-on-reset or a brownout reset.


Bit n	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW RESETPIN			Reset from pin-reset detected
		NotDetected	0	Not detected
		Detected	1	Detected
В	RW DOG			Reset from watchdog detected
		NotDetected	0	Not detected
		Detected	1	Detected
С	RW SREQ			Reset from soft reset detected
		NotDetected	0	Not detected
		Detected	1	Detected
D	RW LOCKUP			Reset from CPU lock-up detected
		NotDetected	0	Not detected
		Detected	1	Detected
Ε	RW OFF			Reset due to wake up from System OFF mode when wakeup
				is triggered from DETECT signal from GPIO
		NotDetected	0	Not detected
		Detected	1	Detected
F	RW DIF			Reset due to wake up from System OFF mode when wakeup
				is triggered from entering into debug interface mode
		NotDetected	0	Not detected
		Detected	1	Detected

5.3.9.9 SYSTEMOFF

Address offset: 0x500



System OFF register



5.3.9.10 POFCON

Address offset: 0x510

Power failure comparator configuration

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				вввва
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW POF			Enable or disable power failure comparator
		Disabled	0	Disable
		Enabled	1	Enable
В	RW THRESHOLD			Power failure comparator threshold setting
		V17	4	Set threshold to 1.7 V
		V18	5	Set threshold to 1.8 V
		V19	6	Set threshold to 1.9 V
		V20	7	Set threshold to 2.0 V
		V21	8	Set threshold to 2.1 V
		V22	9	Set threshold to 2.2 V
		V23	10	Set threshold to 2.3 V
		V24	11	Set threshold to 2.4 V
		V25	12	Set threshold to 2.5 V
		V26	13	Set threshold to 2.6 V
		V27	14	Set threshold to 2.7 V
		V28	15	Set threshold to 2.8 V

5.3.9.11 GPREGRET

Address offset: 0x51C

General purpose retention register

Bit r	umber	313	0 2	9 28	3 27	26	25	24	23	22	21 2	20 1	9 1	3 17	16	15	14 1	l3 1	2 11	10	9 8	3 7	6	5	4	3	2	1 0
ID																						Α	Α	Α	Α	Α	Α	A A
Res	t 0x00000000	0 (0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0 (0	0	0 (0	0	0	0	0	0	0 0
ID																												
Α	RW GPREGRET								Gei	ner	al p	urp	ose	rete	enti	on i	egi	ster										


This register is a retained register

5.3.9.12 GPREGRET2

Address offset: 0x520

General purpose retention register





5.3.9.13 DCDCEN

Address offset: 0x578 DC/DC enable register

Bit no	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW DCDCEN			Enable or disable DC/DC converter
		Disabled	0	Disable
		Enabled	1	Enable

5.3.9.14 RAM[n].POWER (n=0..7)

Address offset: $0x900 + (n \times 0x10)$

RAMn power control register. The RAM size will vary depending on product variant, and the RAMn register will only be present if the corresponding RAM AHB slave is present on the device.

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			D C B A
Reset 0x0000FFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field			Description
A-B RW S[i]POWER (i=01)			Keep RAM section Si ON or OFF in System ON mode.
			RAM sections are always retained when ON, but can
			also be retained when OFF dependent on the settings in
			SIRETENTION. All RAM sections will be OFF in System OFF
			mode.
	Off	0	Off
	On	1	On
C-D RW S[i]RETENTION (i=01)			Keep retention on RAM section Si when RAM section is in
			OFF
	Off	0	Off
	On	1	On

5.3.9.15 RAM[n].POWERSET (n=0..7)

Address offset: $0x904 + (n \times 0x10)$ RAMn power control set register

4454_187 v1.2

When read, this register will return the value of the POWER register.



Bit n	umbe	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					D C
Rese	t 0x0	000FFFF		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID					
A-B	W	S[i]POWER (i=01)			Keep RAM section Si of RAMn on or off in System ON mode
			On	1	On
C-D	W	S[i]RETENTION (i=01)			Keep retention on RAM section Si when RAM section is
					switched off
			On	1	On

5.3.9.16 RAM[n].POWERCLR (n=0..7)

Address offset: $0x908 + (n \times 0x10)$

RAMn power control clear register

When read, this register will return the value of the POWER register.

Bit n	umbe	er		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID					D C	ВА
Rese	t 0x0	000FFFF		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1
ID						
A-B	W	S[i]POWER (i=01)			Keep RAM section Si of RAMn on or off in System ON mode	
			Off	1	Off	
C-D	W	S[i]RETENTION (i=01)			Keep retention on RAM section Si when RAM section is	
					switched off	
			Off	1	Off	

5.3.10 Electrical specification

5.3.10.1 Device startup times

Symbol	Description	Min.	Тур.	Max.	Units
t _{POR}	Time in Power on Reset after VDD reaches 1.7 V for all				
	supply voltages and temperatures. Dependent on supply rise				
	time. ⁹				
t _{POR,10us}	VDD rise time 10 µs		1		ms
t _{POR,10ms}	VDD rise time 10 ms		9		ms
t _{POR,60ms}	VDD rise time 60 ms		23		ms
t _{PINR}	If a GPIO pin is configured as reset, the maximum time taken				
	to pull up the pin and release reset after power on reset.				
	Dependent on the pin capacitive load (C) 10 : t=5RC, R = 13 k Ω				
t _{PINR,500nF}	C = 500 nF			32.5	ms
t _{PINR,10uF}	$C = 10 \mu F$			650	ms
t _{R2ON}	Time from reset to ON (CPU execute)				
t _{R2ON,NOTCONF}	If reset pin not configured	tPOR			ms
t _{R2ON,CONF}	If reset pin configured	tPOR+			ms
		tPINR			
t _{OFF2ON}	Time from OFF to CPU execute		16.5		μs

⁹ A step increase in supply voltage of 300 mV or more, with rise time of 300 ms or less, within the valid supply range, may result in a system reset.



To decrease maximum time a device could hold in reset, a strong external pullup resistor can be used.

Symbol	Description	Min.	Тур.	Max.	Units
t _{IDLE2CPU}	Time from IDLE to CPU execute		3.0		μs
t _{EVTSET,CL1}	Time from HW event to PPI event in Constant Latency		0.0625		μs
	System ON mode				
t _{EVTSET,CLO}	Time from HW event to PPI event in Low Power System ON		0.0625		μs
	mode				

5.3.10.2 Power fail comparator

Symbol	Description	Min.	Тур.	Max.	Units
V_{POF}	Nominal power level warning thresholds (falling supply	1.7		2.8	V
	voltage). Levels are configurable between Min. and Max. in				
	100 mV increments.				
V _{POFTOL}	Threshold voltage tolerance		±1	±5	%
V _{POFHYST}	Threshold voltage hysteresis		50		mV
$V_{BOR,OFF}$	Brown out reset voltage range SYSTEM OFF mode	1.2		1.7	V
V _{BOR,ON}	Brown out reset voltage range SYSTEM ON mode	1.48		1.7	V

5.4 CLOCK — Clock control

The clock control system can source the system clocks from a range of internal or external high and low frequency oscillators and distribute them to modules based upon a module's individual requirements. Clock distribution is automated and grouped independently by module to limit current consumption in unused branches of the clock tree.

Listed here are the main features for CLOCK:

- 64 MHz on-chip oscillator
- 64 MHz crystal oscillator, using external 32 MHz crystal
- 32.768 kHz +/-500 ppm RC oscillator
- 32.768 kHz crystal oscillator, using external 32.768 kHz crystal
- 32.768 kHz oscillator synthesized from 64 MHz oscillator
- Firmware (FW) override control of oscillator activity for low latency start up
- Automatic oscillator and clock control, and distribution for ultra-low power

NORDIC




Figure 17: Clock control

5.4.1 HFCLK clock controller

The HFCLK clock controller provides the following clocks to the system.

HCLK64M: 64 MHz CPU clock
PCLK1M: 1 MHz peripheral clock
PCLK16M: 16 MHz peripheral clock
PCLK32M: 32 MHz peripheral clock

The HFCLK controller supports the following high frequency clock (HFCLK) sources:

- 64 MHz internal oscillator (HFINT)
- 64 MHz crystal oscillator (HFXO)

For illustration, see Clock control on page 61.

When the system requests one or more clocks from the HFCLK controller, the HFCLK controller will automatically provide them. If the system does not request any clocks provided by the HFCLK controller, the controller will enter a power saving mode.

These clocks are only available when the system is in ON mode. When the system enters ON mode, the internal oscillator (HFINT) clock source will automatically start to be able to provide the required HFCLK clock(s) for the system.

The HFINT will be used when HFCLK is requested and HFXO has not been started. The HFXO is started by triggering the HFCLKSTART task and stopped using the HFCLKSTOP task. A HFCLKSTARTED event will be generated when the HFXO has started and its frequency is stable.

The HFXO must be running to use the RADIO or the calibration mechanism associated with the 32.768 kHz RC oscillator.

5.4.1.1 64 MHz crystal oscillator (HFXO)

The 64 MHz crystal oscillator (HFXO) is controlled by a 32 MHz external crystal

NORDIC*

The crystal oscillator is designed for use with an AT-cut quartz crystal in parallel resonant mode. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet.

Circuit diagram of the 64 MHz crystal oscillator on page 62 shows how the 32 MHz crystal is connected to the 64 MHz crystal oscillator.




Figure 18: Circuit diagram of the 64 MHz crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{\left(C1' \cdot C2'\right)}{\left(C1' + C2'\right)}$$

$$C1' = C1 + C_{pcb1} + C_{pin}$$

 $C2' = C2 + C_{pcb2} + C_{pin}$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. For more information, see Reference circuitry on page 345. C_{pcb1} and C_{pcb2} are stray capacitances on the PCB. C_{pin} is the pin input capacitance on the XC1 and XC2 pins. See table 64 MHz crystal oscillator (HFXO) on page 71. The load capacitors C1 and C2 should have the same value.

For reliable operation, the crystal load capacitance, shunt capacitance, equivalent series resistance, and drive level must comply with the specifications in table 64 MHz crystal oscillator (HFXO) on page 71. It is recommended to use a crystal with lower than maximum load capacitance and/or shunt capacitance. A low load capacitance will reduce both start up time and current consumption.

5.4.2 LFCLK clock controller

The system supports several low frequency clock sources.

As illustrated in Clock control on page 61, the system supports the following low frequency clock sources:

- 32.768 kHz RC oscillator (LFRC)
- 32.768 kHz crystal oscillator (LFXO)
- 32.768 kHz synthesized from HFCLK (LFSYNT)

The LFCLK clock is started by first selecting the preferred clock source in register LFCLKSRC on page 70 and then triggering the LFCLKSTART task. If the LFXO is selected as the clock source, the LFCLK will initially start running from the 32.768 kHz LFRC while the LFXO is starting up and automatically switch to using the LFXO once this oscillator is running. The LFCLKSTARTED event will be generated when the LFXO has been started.



The LFCLK clock is stopped by triggering the LFCLKSTOP task.

It is not allowed to write to register LFCLKSRC on page 70 when the LFCLK is running.

A LFCLKSTOP task will stop the LFCLK oscillator. However, the LFCLKSTOP task can only be triggered after the STATE field in register LFCLKSTAT on page 70 indicates a 'LFCLK running' state.

The LFCLK clock controller and all of the LFCLK clock sources are always switched off when in OFF mode.

5.4.2.1 32.768 kHz RC oscillator (LFRC)

The default source of the low frequency clock (LFCLK) is the 32.768 kHz RC oscillator (LFRC).

The LFRC frequency will be affected by variation in temperature. The LFRC oscillator can be calibrated to improve accuracy by using the HFXO as a reference oscillator during calibration. See Table 32.768 kHz RC oscillator (LFRC) on page 72 for details on the default and calibrated accuracy of the LFRC oscillator. The LFRC oscillator does not require additional external components.

5.4.2.2 Calibrating the 32.768 kHz RC oscillator

After the 32.768 kHz RC oscillator is started and running, it can be calibrated by triggering the CAL task. In this case, the HFCLK will be temporarily switched on and used as a reference.

A DONE event will be generated when calibration has finished. The calibration mechanism will only work as long as HFCLK is generated from the HFCLK crystal oscillator, it is therefore necessary to explicitly start this crystal oscillator before calibration can be started, see HFCLKSTART task.

It is not allowed to stop the LFRC during an ongoing calibration.

5.4.2.3 Calibration timer

The calibration timer can be used to time the calibration interval of the 32.768 kHz RC oscillator.

The calibration timer is started by triggering the CTSTART task and stopped by triggering the CTSTOP task. The calibration timer will always start counting down from the value specified in CTIV and generate a CTTO timeout event when it reaches 0. The Calibration timer will stop by itself when it reaches 0.




Figure 19: Calibration timer

Due to limitations in the calibration timer, only one task related to calibration, that is, CAL, CTSTART and CTSTOP, can be triggered for every period of LFCLK.

5.4.2.4 32.768 kHz crystal oscillator (LFXO)

For higher LFCLK accuracy the low frequency crystal oscillator (LFXO) must be used.

The following external clock sources are supported:

- Low swing clock signal applied to the XL1 pin. The XL2 pin shall then be grounded.
- Rail-to-rail clock signal applied to the XL1 pin. The XL2 pin shall then be grounded or left unconnected.

The LFCLKSRC on page 70 register controls the clock source, and its allowed swing. The truth table for various situations is as follows:



SRC	EXTERNAL	BYPASS	Comment
0	0	0	Normal operation, RC is source
0	0	1	DO NOT USE
0	1	Χ	DO NOT USE
1	0	0	Normal XTAL operation
1	1	0	Apply external low swing signal to XL1, ground XL2
1	1	1	Apply external full swing signal to XL1, leave XL2 grounded or unconnected
1	0	1	DO NOT USE
2	0	0	Normal operation, synth is source
2	0	1	DO NOT USE
2	1	Χ	DO NOT USE

Table 18: LFCLKSRC configuration depending on clock source

To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet. Circuit diagram of the 32.768 kHz crystal oscillator on page 64 shows the LFXO circuitry.




Figure 20: Circuit diagram of the 32.768 kHz crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{\left(C1' \cdot C2'\right)}{\left(C1' + C2'\right)}$$

$$C1' = C1 + C_{pcb1} + C_{pin}$$

 $C2' = C2 + C_{pcb2} + C_{pin}$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. C_{pcb1} and C_{pcb2} are stray capacitances on the PCB. C_{pin} is the pin input capacitance on the XC1 and XC2 pins (see 32.768 kHz crystal oscillator (LFXO) on page 72). The load capacitors C1 and C2 should have the same value.

For more information, see Reference circuitry on page 345.

5.4.2.5 32.768 kHz synthesized from HFCLK (LFSYNT)

LFCLK can also be synthesized from the HFCLK clock source. The accuracy of LFCLK will then be the accuracy of the HFCLK.

Using the LFSYNT clock avoids the requirement for a 32.768 kHz crystal, but increases average power consumption as the HFCLK will need to be requested in the system.

5.4.3 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40000000	CLOCK	CLOCK	Clock control	

Table 19: Instances

Register	Offset	Description	
TASKS_HFCLKSTART	0x000	Start HFCLK crystal oscillator	
TASKS_HFCLKSTOP	0x004	Stop HFCLK crystal oscillator	
TASKS_LFCLKSTART	0x008	Start LFCLK source	
TASKS_LFCLKSTOP	0x00C	Stop LFCLK source	
TASKS_CAL	0x010	Start calibration of LFRC oscillator	
TASKS_CTSTART	0x014	Start calibration timer	
TASKS_CTSTOP	0x018	Stop calibration timer	
EVENTS_HFCLKSTARTED	0x100	HFCLK oscillator started	
EVENTS_LFCLKSTARTED	0x104	LFCLK started	
EVENTS_DONE	0x10C	Calibration of LFCLK RC oscillator complete event	
EVENTS_CTTO	0x110	Calibration timer timeout	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
HFCLKRUN	0x408	Status indicating that HFCLKSTART task has been triggered	
HFCLKSTAT	0x40C	HFCLK status	
LFCLKRUN	0x414	Status indicating that LFCLKSTART task has been triggered	
LFCLKSTAT	0x418	LFCLK status	
LFCLKSRCCOPY	0x41C	Copy of LFCLKSRC register, set when LFCLKSTART task was triggered	
LFCLKSRC	0x518	Clock source for the LFCLK	
CTIV	0x538	Calibration timer interval	Retained

Table 20: Register overview

5.4.3.1 TASKS_HFCLKSTART

Address offset: 0x000

Start HFCLK crystal oscillator

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_HFCLKSTART			Start HFCLK crystal oscillator
		Trigger	1	Trigger task

5.4.3.2 TASKS_HFCLKSTOP

Address offset: 0x004

Stop HFCLK crystal oscillator



Bit n	umber		31 30	29 :	28 27	7 26	25 2	4 2	3 22	21	1 20	19	18 1	7 16	5 15	5 14	13	12 1	11 10	9	8	7	6	5	4 3	2	1	0
ID																												Α
Rese	t 0x00000000		0 0	0	0 0	0	0 () (0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
ID																												ı
Α	W TASKS_HFCLKSTOP							S	top	HF	CLK	cry:	stal c	sci	llato	or												_
		Trigger	1					Т	rigge	er t	task																	


5.4.3.3 TASKS_LFCLKSTART

Address offset: 0x008 Start LFCLK source

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_LFCLKSTART			Start LFCLK source
		Trigger	1	Trigger task

5.4.3.4 TASKS_LFCLKSTOP

Address offset: 0x00C Stop LFCLK source



5.4.3.5 TASKS_CAL

Address offset: 0x010

Start calibration of LFRC oscillator

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_CAL			Start calibration of LFRC oscillator
		Trigger	1	Trigger task

5.4.3.6 TASKS_CTSTART

Address offset: 0x014 Start calibration timer



Bit n	umber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_CTSTART			Start calibration timer
		Trigger	1	Trigger task


5.4.3.7 TASKS_CTSTOP

Address offset: 0x018 Stop calibration timer

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_CTSTOP			Stop calibration timer
		Trigger	1	Trigger task

5.4.3.8 EVENTS_HFCLKSTARTED


Address offset: 0x100 HFCLK oscillator started



5.4.3.9 EVENTS_LFCLKSTARTED

Address offset: 0x104

LFCLK started



5.4.3.10 EVENTS DONE

Address offset: 0x10C

Calibration of LFCLK RC oscillator complete event



Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_DONE			Calibration of LFCLK RC oscillator complete event
	NotGenerated	0	Event not generated
	Generated	1	Event generated

5.4.3.11 EVENTS_CTTO

Address offset: 0x110 Calibration timer timeout

Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_CTTO			Calibration timer timeout
		NotGenerated	0	Event not generated
		Generated	1	Event generated

5.4.3.12 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID				D C B A			
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
ID				Description			
Α	RW HFCLKSTARTED			Write '1' to enable interrupt for event HFCLKSTARTED			
		Set	1	Enable			
		Disabled	0	Read: Disabled			
		Enabled	1	Read: Enabled			
В	RW LFCLKSTARTED			Write '1' to enable interrupt for event LFCLKSTARTED			
		Set	1	Enable			
		Disabled	0	Read: Disabled			
		Enabled	1	Read: Enabled			
С	RW DONE			Write '1' to enable interrupt for event DONE			
		Set	1	Enable			
		Disabled	0	Read: Disabled			
		Enabled	1	Read: Enabled			
D	RW CTTO			Write '1' to enable interrupt for event CTTO			
		Set	1	Enable			
		Disabled	0	Read: Disabled			
		Enabled	1	Read: Enabled			
		Enabled	1	Read: Enabled			

5.4.3.13 INTENCLR

Address offset: 0x308

Disable interrupt






Bit r	number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				Description
Α	RW HFCLKSTARTED			Write '1' to disable interrupt for event HFCLKSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW LFCLKSTARTED			Write '1' to disable interrupt for event LFCLKSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW DONE			Write '1' to disable interrupt for event DONE
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW CTTO			Write '1' to disable interrupt for event CTTO
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

5.4.3.14 HFCLKRUN

Address offset: 0x408


Status indicating that HFCLKSTART task has been triggered



5.4.3.15 HFCLKSTAT

Address offset: 0x40C

HFCLK status




5.4.3.16 LFCLKRUN

Address offset: 0x414




Status indicating that LFCLKSTART task has been triggered



5.4.3.17 LFCLKSTAT

Address offset: 0x418


LFCLK status



5.4.3.18 LFCLKSRCCOPY

Address offset: 0x41C

Copy of LFCLKSRC register, set when LFCLKSTART task was triggered



5.4.3.19 LFCLKSRC

Address offset: 0x518

Clock source for the LFCLK



Bit r	number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВАА
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW SRC			Clock source
		RC	0	32.768 kHz RC oscillator
		Xtal	1	32.768 kHz crystal oscillator
		Synth	2	32.768 kHz synthesized from HFCLK
В	RW BYPASS			Enable or disable bypass of LFCLK crystal oscillator with
				external clock source
		Disabled	0	Disable (use with Xtal or low-swing external source)
		Enabled	1	Enable (use with rail-to-rail external source)
С	RW EXTERNAL			Enable or disable external source for LFCLK
		Disabled	0	Disable external source (use with Xtal)
		Enabled	1	Enable use of external source instead of Xtal (SRC needs to
				be set to Xtal)

5.4.3.20 CTIV (Retained)

Address offset: 0x538

This register is a retained register

Calibration timer interval



Range: 0.25 seconds to 31.75 seconds.

5.4.4 Electrical specification

5.4.4.1 64 MHz internal oscillator (HFINT)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_HFINT}	Nominal output frequency		64		MHz
f _{TOL_HFINT}	Frequency tolerance		<±1.5	<±8	%
t _{START_HFINT}	Startup time		3		us

5.4.4.2 64 MHz crystal oscillator (HFXO)

Description	Min.	Тур.	Max.	Units
Nominal output frequency		64		MHz
External crystal frequency		32		MHz
Frequency tolerance requirement for 2.4 GHz proprietary			±60	ppm
radio applications				
Frequency tolerance requirement, Bluetooth low energy			±40	ppm
applications				
Load capacitance			12	pF
Shunt capacitance			7	pF
	Nominal output frequency External crystal frequency Frequency tolerance requirement for 2.4 GHz proprietary radio applications Frequency tolerance requirement, Bluetooth low energy applications Load capacitance	Nominal output frequency External crystal frequency Frequency tolerance requirement for 2.4 GHz proprietary radio applications Frequency tolerance requirement, Bluetooth low energy applications Load capacitance	Nominal output frequency 64 External crystal frequency 32 Frequency tolerance requirement for 2.4 GHz proprietary radio applications Frequency tolerance requirement, Bluetooth low energy applications Load capacitance	Nominal output frequency 64 External crystal frequency 32 Frequency tolerance requirement for 2.4 GHz proprietary ±60 radio applications Frequency tolerance requirement, Bluetooth low energy ±40 applications Load capacitance 12



Symbol	Description	Min.	Тур.	Max.	Units
R _{S_HFXO_7PF}	Equivalent series resistance C0 = 7 pF			60	ohm
R _{S_HFXO_5PF}	Equivalent series resistance C0 = 5 pF			60	ohm
R _{S_HFXO_3PF}	Equivalent series resistance C0 = 3 pF			100	ohm
P _{D_HFXO}	Drive level			100	uW
C _{PIN_HFXO}	Input capacitance XC1 and XC2		4		pF
t _{START_HFXO}	Startup time		0.36		ms

5.4.4.3 32.768 kHz RC oscillator (LFRC)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_LFRC}	Nominal frequency		32.768		kHz
f_{TOL_LFRC}	Frequency tolerance			±2	%
$f_{TOL_CAL_LFRC}$	Frequency tolerance for LFRC after calibration 11			±500	ppm
t _{START_LFRC}	Startup time for 32.768 kHz RC oscillator		600		us

5.4.4.4 32.768 kHz crystal oscillator (LFXO)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_LFXO}	Crystal frequency		32.768		kHz
f _{TOL_LFXO_BLE}	Frequency tolerance requirement for BLE stack			±250	ppm
$f_{TOL_LFXO_ANT}$	Frequency tolerance requirement for ANT stack			±50	ppm
C _{L_LFXO}	Load capacitance			12.5	pF
C _{0_LFXO}	Shunt capacitance			2	pF
R _{S_LFXO}	Equivalent series resistance			100	kohm
P _{D_LFXO}	Drive level			0.5	uW
C _{pin}	Input capacitance on XL1 and XL2 pads		4		pF
t _{START_LFXO}	Startup time for 32.768 kHz crystal oscillator		0.25		S
$V_{AMP_IN_XO_LOW}$	Peak to peak amplitude for external low swing clock. Input	200		1000	mV
	signal must not swing outside supply rails.				

5.4.4.5 32.768 kHz synthesized from HFCLK (LFSYNT)

Symbol	Description	Min.	Тур.	Max.	Units
f_{NOM_LFSYNT}	Nominal frequency		32.768		kHz
f _{TOL_LFSYNT}	Frequency tolerance in addition to HFLCK tolerance ¹²		8		ppm
t _{START_LFSYNT}	Startup time for synthesized 32.768 kHz		100		us



Constant temperature within ± 0.5 °C and calibration performed at least every 8 seconds, defined as 3 12 Frequency tolerance will be derived from the HFCLK source clock plus the LFSYNT tolerance

6 Peripherals

6.1 Peripheral interface

Peripherals are controlled by the CPU by writing to configuration registers and task registers. Peripheral events are indicated to the CPU by event registers and interrupts if they are configured for a given event.




Figure 21: Tasks, events, shortcuts, and interrupts

6.1.1 Peripheral ID

Every peripheral is assigned a fixed block of 0x1000 bytes of address space, which is equal to 1024 x 32 bit registers.

See Instantiation on page 17 for more information about which peripherals are available and where they are located in the address map.

There is a direct relationship between peripheral ID and base address. For example, a peripheral with base address 0x40000000 is assigned ID=0, a peripheral with base address 0x40001000 is assigned ID=1, and a peripheral with base address 0x4001F000 is assigned ID=31.

Peripherals may share the same ID, which may impose one or more of the following limitations:

- Some peripherals share some registers or other common resources.
- Operation is mutually exclusive. Only one of the peripherals can be used at a time.
- Switching from one peripheral to another must follow a specific pattern (disable the first, then enable the second peripheral).

NORDIC*

6.1.2 Peripherals with shared ID

In general (with the exception of ID 0), peripherals sharing an ID and base address may not be used simultaneously. The user can only enable one peripheral at the time on this specific ID.

When switching between two peripherals sharing an ID, the user should do the following to prevent unwanted behavior:

- 1. Disable the previously used peripheral.
- 2. Remove any programmable peripheral interconnect (PPI) connections set up for the peripheral that is being disabled.
- 3. Clear all bits in the INTEN register, i.e. INTENCLR = 0xFFFFFFFF.
- **4.** Explicitly configure the peripheral that you are about to enable and do not rely on configuration values that may be inherited from the peripheral that was disabled.
- 5. Enable the now configured peripheral.

See which peripherals are sharing ID in Instantiation on page 17.

6.1.3 Peripheral registers

Most peripherals feature an ENABLE register. Unless otherwise specified in the relevant chapter, the peripheral registers (in particular the PSEL registers) must be configured before enabling the peripheral.

The peripheral must be enabled before tasks and events can be used.

6.1.4 Bit set and clear

Registers with multiple single-bit bit fields may implement the set-and-clear pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register.

This pattern is implemented using three consecutive addresses in the register map, where the main register is followed by dedicated SET and CLR registers (in that exact order).

The SET register is used to set individual bits in the main register while the CLR register is used to clear individual bits in the main register. Writing $\mathbb 1$ to a bit in SET or CLR register will set or clear the same bit in the main register respectively. Writing $\mathbb 0$ to a bit in SET or CLR register has no effect. Reading the SET or CLR register returns the value of the main register.

Note: The main register may not be visible and hence not directly accessible in all cases.

6.1.5 Tasks

Tasks are used to trigger actions in a peripheral, for example to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes 1 to the task register, or when the peripheral itself or another peripheral toggles the corresponding task signal. See Tasks, events, shortcuts, and interrupts on page 73.

6.1.6 Events

Events are used to notify peripherals and the CPU about events that have happened, for example a state change in a peripheral. A peripheral may generate multiple events with each event having a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, and the event register is updated to reflect that the event has been generated. See Tasks, events, shortcuts, and interrupts on page 73. An event register is only cleared when firmware writes 0 to it.



Events can be generated by the peripheral even when the event register is set to 1.

6.1.7 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, the associated task is automatically triggered when its associated event is generated.

Using a shortcut is the equivalent to making the same connection outside the peripheral and through the PPI. However, the propagation delay through the shortcut is usually shorter than the propagation delay through the PPI.

Shortcuts are predefined, which means their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a maximum of 32 shortcuts for each peripheral.

6.1.8 Interrupts

All peripherals support interrupts. Interrupts are generated by events.

A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID. For example, the peripheral with ID=4 is connected to interrupt number 4 in the nested vectored interrupt controller (NVIC).

Using the INTEN, INTENSET, and INTENCLR registers, every event generated by a peripheral can be configured to generate that peripheral's interrupt. Multiple events can be enabled to generate interrupts simultaneously. To resolve the correct interrupt source, the event registers in the event group of peripheral registers will indicate the source.

Some peripherals implement only INTENSET and INTENCLR registers, and the INTEN register is not available on those peripherals. See the individual peripheral chapters for details. In all cases, reading back the INTENSET or INTENCLR register returns the same information as in INTEN.

Each event implemented in the peripheral is associated with a specific bit position in the INTEN, INTENSET, and INTENCLR registers.

The relationship between tasks, events, shortcuts, and interrupts is shown in Tasks, events, shortcuts, and interrupts on page 73.

Interrupt clearing

Clearing an interrupt by writing 0 to an event register, or disabling an interrupt using the INTENCLR register, can take up to four CPU clock cycles to take effect. This means that an interrupt may reoccur immediately, even if a new event has not come, if the program exits an interrupt handler after the interrupt is cleared or disabled but before four clock cycles have passed.

Note: To avoid an interrupt reoccurring before a new event has come, the program should perform a read from one of the peripheral registers. For example, the event register that has been cleared, or the INTENCLR register that has been used to disable the interrupt. This will cause a one to three-cycle delay and ensure the interrupt is cleared before exiting the interrupt handler.

Care should be taken to ensure the compiler does not remove the read operation as an optimization. If the program can guarantee a four-cycle delay after an event is cleared or an interrupt is disabled, then a read of a register is not required.



6.2 AAR — Accelerated address resolver

Accelerated address resolver is a cryptographic support function for implementing the Resolvable Private Address Resolution Procedure described in the *Bluetooth Core specification* v4.0. Resolvable Private Address generation should be achieved using ECB and is not supported by AAR.

The procedure allows two devices that share a secret key to generate and resolve a hash based on their device address. The AAR block enables real-time address resolution on incoming packets when configured as described in this chapter. This allows real-time packet filtering (whitelisting) using a list of known shared keys (Identity Resolving Keys (IRK) in *Bluetooth*).

6.2.1 EasyDMA

AAR implements EasyDMA for reading and writing to RAM. EasyDMA will have finished accessing RAM when the END, RESOLVED, and NOTRESOLVED events are generated.

If the IRKPTR on page 81, ADDRPTR on page 81, and the SCRATCHPTR on page 81 is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 15 for more information about the different memory regions.

6.2.2 Resolving a resolvable address

As per Bluetooth specification, a private resolvable address is composed of six bytes.




Figure 22: Resolvable address

To resolve an address the register ADDRPTR on page 81 must point to the start of the packet. The resolver is started by triggering the START task. A RESOLVED event is generated when AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. AAR will use the IRK specified in the register IRKO to IRK15 starting from IRKO. The register NIRK on page 80 specifies how many IRKs should be used. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the *Bluetooth Core specification* v4.0 [Vol 3] chapter 10.8.2.3. The time it takes to resolve an address varies due to the location in the list of the resolvable address. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See the Electrical specifications for more information about resolution time.

AAR only compares the received address to those programmed in the module without checking the address type.

AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. AAR will generate an END event after it has stopped.






Figure 23: Address resolution with packet preloaded into RAM

6.2.3 Use case example for chaining RADIO packet reception with address resolution using AAR

AAR may be started as soon as the 6 bytes required by AAR have been received by RADIO and stored in RAM. The ADDRPTR pointer must point to the start of packet.




Figure 24: Address resolution with packet loaded into RAM by RADIO

6.2.4 IRK data structure

The IRK data structure is located in RAM at the memory location specified by the IRKPTR register.

Property	Address offset	Description
IRKO	0	IRK number 0 (16 bytes)
IRK1	16	IRK number 1 (16 bytes)
IRK15	240	IRK number 15 (16 bytes)

Table 21: IRK data structure overview

6.2.5 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000F000	AAR	AAR	Accelerated address resolver	

Table 22: Instances

Register	Offset	Description
TASKS_START	0x000	Start resolving addresses based on IRKs specified in the IRK data structure
TASKS_STOP	0x008	Stop resolving addresses
EVENTS END	0x100	Address resolution procedure complete



Register	Offset	Description
EVENTS_RESOLVED	0x104	Address resolved
EVENTS_NOTRESOLVED	0x108	Address not resolved
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Resolution status
ENABLE	0x500	Enable AAR
NIRK	0x504	Number of IRKs
IRKPTR	0x508	Pointer to IRK data structure
ADDRPTR	0x510	Pointer to the resolvable address
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

Table 23: Register overview

6.2.5.1 TASKS_START


Address offset: 0x000

Start resolving addresses based on IRKs specified in the IRK data structure

Bit number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_START			Start resolving addresses based on IRKs specified in the IRK
			data structure
	Trigger	1	Trigger task

6.2.5.2 TASKS_STOP


Address offset: 0x008 Stop resolving addresses



6.2.5.3 EVENTS_END

Address offset: 0x100

Address resolution procedure complete




78



6.2.5.4 EVENTS_RESOLVED


Address offset: 0x104

Address resolved



6.2.5.5 EVENTS_NOTRESOLVED

Address offset: 0x108 Address not resolved



6.2.5.6 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	Bit number 31 30 29 28 27 26 25 24			24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END			Write '1' to enable interrupt for event END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW RESOLVED			Write '1' to enable interrupt for event RESOLVED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW NOTRESOLVED			Write '1' to enable interrupt for event NOTRESOLVED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.2.5.7 INTENCLR

Address offset: 0x308

Disable interrupt



Bit r	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END			Write '1' to disable interrupt for event END
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW RESOLVED			Write '1' to disable interrupt for event RESOLVED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW NOTRESOLVED			Write '1' to disable interrupt for event NOTRESOLVED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.2.5.8 STATUS

Address offset: 0x400 Resolution status

A R STATUS	[015]	The IRK that was used last time an address was resolved
ID Acce Field Value ID		
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		ААА
Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

6.2.5.9 ENABLE

Address offset: 0x500

Enable AAR

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АА
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW ENABLE			Enable or disable AAR
	Disabled	0	Disable
	Enabled	3	Enable

6.2.5.10 NIRK

Address offset: 0x504

Number of IRKs


			structure
Α	RW NIRK	[116]	Number of Identity root keys available in the IRK data
ID			
Res	et 0x00000001	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A
Bit r	number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



6.2.5.11 IRKPTR

Address offset: 0x508


Pointer to IRK data structure



6.2.5.12 ADDRPTR

Address offset: 0x510


Pointer to the resolvable address



6.2.5.13 SCRATCHPTR

Address offset: 0x514

Pointer to data area used for temporary storage



6.2.6 Electrical specification

6.2.6.1 AAR Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{AAR}	Address resolution time per IRK. Total time for several IRKs				μs
	is given as (1 μs + n * t_AAR), where n is the number of IRKs.				
	(Given priority to the actual destination RAM block).				
t _{AAR,8}	Time for address resolution of 8 IRKs. (Given priority to the		48		μs
	actual destination RAM block).				

6.3 BPROT — Block protection

The mechanism for protecting non-volatile memory can be used to prevent erroneous application code from erasing or writing to protected blocks.





Non-volatile memory can be protected from erases and writes depending on the settings in the CONFIG registers. One bit in a CONFIG register represents one protected block of 4 kB. There are multiple CONFIG registers to cover the whole range of the flash. Protected regions of program memory on page 82 illustrates how the CONFIG bits map to the program memory space.

Important: If an erase or write to a protected block is detected, the CPU will hard fault. If an ERASEALL operation is attempted from the CPU while any block is protected, it will be blocked and the CPU will hard fault.

On reset, all the protection bits are cleared. To ensure safe operation, the first task after reset must be to set the protection bits. The only way of clearing protection bits is by resetting the device from any reset source.

The protection mechanism is turned off when in debug mode (when a debugger is connected) and the DISABLEINDEBUG register is set to disabled.

Program memory n*32 + 31 n*32 + 1 n*32 + 0 ... 2 1 0 0x00000000 31 CONFIG[0] 0

Figure 25: Protected regions of program memory



6.3.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40000000	BPROT	BPROT	Block protect	

Table 24: Instances

Register	Offset	Description
CONFIG0	0x600	Block protect configuration register 0
CONFIG1	0x604	Block protect configuration register 1
DISABLEINDEBUG	0x608	Disable protection mechanism in debug mode
UNUSED0	0x60C	Reserved

Table 25: Register overview

6.3.1.1 CONFIGO

Address offset: 0x600

Block protect configuration register 0

Bit n	number				29	28 2	27 2	26 2	25 2	24	23 :	22 :	21	20	19 :	18 1	17 1	6 1	5 1	4 13	3 12	11	10	9	8 7	7	6 !	5	4 3	3 2	1	0
ID			f	е	d	С	b	a i	Z	Υ	X	W	٧	U	Т	S	R (Q I	· (N	М	L	K	J	I F	+ 1	G I	F	E [) C	В	Α
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0 (0	0 (0	0 (0	0	0
ID											Des																					
A-f	RW REGION[i] (i=031)										Ena	ble	e pr	ote	ectio	on f	or	egi	on	i. W	/rite	'0'	has	no	effe	ect						
		Disabled	0								Pro	tec	tio	n d	isak	olec	ł															
		Enabled	1				Protection enabled																									

6.3.1.2 CONFIG1

Address offset: 0x604

Block protect configuration register 1

Bit nu	ımber		31 30	29 28	8 27	26 2	5 24	23	22	21 2	20 1	.9 18	3 17	16 1	.5 1	4 13	12	11 1	0 9	8	7	6	5	4 3	2	1	0
ID															P () N	М	LI	()	-1	Н	G	F	E [) С	В	Α
Reset	0x00000000		0 0	0 0	0	0 (0 0	0	0	0	0 (0 0	0	0	0 (0	0	0 (0	0	0	0	0	0 (0	0	0
ID																											
A-P	RW REGION[i+32] (i=015)							En	nable	e pr	ote	ctior	n for	reg	ion	i+32	. W	rite '	0' h	as n	o e	ffec	t.				
		Disabled	0					Pr	ote	ctio	n di	sabl	ed														
		Enabled	1					Pr	ote	ctio	n er	nable	ed														

6.3.1.3 DISABLEINDEBUG

Address offset: 0x608

Disable protection mechanism in debug mode



Bit r	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Res	et 0x00000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW DISABLEINDEBUG			Disable the protection mechanism for NVM regions while in
				debug mode. This register will only disable the protection
				mechanism if the device is in debug mode.
		Disabled	1	Disabled in debug
		Enabled	0	Enabled in debug

6.4 CCM — AES CCM mode encryption

Cipher block chaining - message authentication code (CCM) mode is an authenticated encryption algorithm designed to provide both authentication and confidentiality during data transfer. CCM combines counter mode encryption and CBC-MAC authentication. The CCM terminology "Message authentication code (MAC)" is called the "Message integrity check (MIC)" in *Bluetooth* terminology and also in this document.

The CCM block generates an encrypted keystream that is applied to input data using the XOR operation and generates the four byte MIC field in one operation. CCM and RADIO can be configured to work synchronously. CCM will encrypt in time for transmission and decrypt after receiving bytes into memory from the radio. All operations can complete within the packet RX or TX time. CCM on this device is implemented according to *Bluetooth* requirements and the algorithm as defined in IETF RFC3610, and depends on the AES-128 block cipher. A description of the CCM algorithm can also be found in NIST Special Publication 800-38C. The *Bluetooth* specification describes the configuration of counter mode blocks and encryption blocks to implement compliant encryption for Bluetooth Low Energy.

The CCM block uses EasyDMA to load key counter mode blocks (including the nonce required), and to read/write plain text and cipher text.

The AES CCM peripheral supports three operations: keystream generation, packet encryption, and packet decryption. These operations are performed in compliance with the *Bluetooth* AES CCM 128 bit block encryption, see *Bluetooth Core specification Version 4.0*.

The following figure illustrates keystream generation followed by encryption or decryption. The shortcut is optional.




Figure 26: Keystream generation

6.4.1 Keystream generation

A new keystream needs to be generated before a new packet encryption or packet decryption operation can start.

A keystream is generated by triggering the KSGEN task. An ENDKSGEN event is generated after the keystream has been generated.

Keystream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by CNFPTR on page 94. It is necessary to configure this

pointer and its underlying data structure, and register MODE on page 94 before the KSGEN task is triggered.

The keystream will be stored in the AES CCM peripheral's temporary memory area, specified by the SCRATCHPTR on page 95, where it will be used in subsequent encryption and decryption operations.

For default length packets (MODE.LENGTH = Default), the size of the generated keystream is 27 bytes. When using extended length packets (MODE.LENGTH = Extended), register MAXPACKETSIZE on page 95 specifies the length of the keystream to be generated. The length of the generated keystream must be greater or equal to the length of the subsequent packet payload to be encrypted or decrypted. The maximum length of the keystream in extended mode is 251 bytes, which means that the maximum packet payload size is 251.

If a shortcut is used between the ENDKSGEN event and CRYPT task, pointer INPTR on page 94 and the pointers OUTPTR on page 95 must also be configured before the KSGEN task is triggered.

6.4.2 Encryption

The AES CCM periheral is able to read an unencrypted packet, encrypt it, and append a four byte MIC field to the packet.

During packet encryption, the AES CCM peripheral performs the following:

- Reads the unencrypted packet located in RAM address specified in the INPTR pointer
- Encrypts the packet
- Appends a four byte long Message Integrity Check (MIC) field to the packet

Encryption is started by triggering the CRYPT task with register MODE on page 94 set to ENCRYPTION. An ENDCRYPT event is generated when packet encryption is completed.

The AES CCM peripheral will also modify the length field of the packet to adjust for the appended MIC field. It adds four bytes to the length and stores the resulting packet in RAM at the address specified in pointer OUTPTR on page 95, see Encryption on page 85.

Empty packets (length field is set to 0) will not be encrypted but instead moved unmodified through the AES CCM peripheral.

AES CCM supports different widths of the LENGTH field in the data structure for encrypted packets. This is configured in register MODE on page 94.




Figure 27: Encryption

6.4.3 Decryption

The AES CCM peripheral is able to read an encrypted packet, decrypt it, authenticate the MIC field, and generate an appropriate MIC status.

During packet decryption, the AES CCM peripheral performs the following:

- Reads the encrypted packet located in RAM at the address specified in the INPTR pointer
- Decrypts the packet
- Authenticates the packet's MIC field
- Generates the appropriate MIC status

NORDIC SEMICONDUCTOR

Decryption is started by triggering the CRYPT task with register MODE on page 94 set to DECRYPTION. An ENDCRYPT event is generated when packet decryption is completed.

The AES CCM peripheral modifies the length field of the packet to adjust for the MIC field. It subtracts four bytes from the length and stores the decrypted packet in RAM at the address specified in the pointer OUTPTR, see Decryption on page 86.

CCM is only able to decrypt packet payloads that are at least five bytes long (one byte or more encrypted payload (EPL) and four bytes of MIC). CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3, or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through the AES CCM peripheral. These packets will always pass the MIC check.

CCM supports different widths of the LENGTH field in the data structure for decrypted packets. This is configured in register MODE on page 94.




Figure 28: Decryption

6.4.4 AES CCM and RADIO concurrent operation

The CCM peripheral is able to encrypt/decrypt data synchronously to data being transmitted or received on the radio.

In order for CCM to run synchronously with the radio, the data rate setting in register MODE on page 94 needs to match the radio data rate. The settings in this register apply whenever either the KSGEN or CRYPT tasks are triggered.

The data rate setting of register MODE on page 94 can also be overridden on-the-fly during an ongoing encrypt/decrypt operation by the contents of register RATEOVERRIDE on page 96. The data rate setting in this register applies whenever the RATEOVERRIDE task is triggered. This feature can be useful in cases where the radio data rate is changed during an ongoing packet transaction.

6.4.5 Encrypting packets on-the-fly in radio transmit mode

When the AES CCM peripheral encrypts a packet on-the-fly while RADIO is transmitting it, RADIO must read the encrypted packet from the same memory location that the AES CCM peripheral is writing to.

The OUTPTR on page 95 pointer in the AES CCM must point to the same memory location as the PACKETPTR pointer in the radio, see Configuration of on-the-fly encryption on page 87.






Figure 29: Configuration of on-the-fly encryption

In order to match RADIO's timing, the KSGEN task must be triggered early enough to allow the keystream generation to complete before packet encryption begins.

For short packets (MODE.LENGTH = Default), the KSGEN task must be triggered before or at the same time as the START task in RADIO is triggered. In addition, the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in On-the-fly encryption of short packets (MODE.LENGTH = Default) using a PPI connection on page 87. It uses a PPI connection between the READY event in RADIO and the KSGEN task in the AES CCM peripheral.

For long packets (MODE.LENGTH = Extended), the keystream generation needs to start earlier, such as when the TXEN task in RADIO is triggered.

Refer to Timing specification on page 96 for information about the time needed for generating a keystream.




Figure 30: On-the-fly encryption of short packets (MODE.LENGTH = Default) using a PPI connection

6.4.6 Decrypting packets on-the-fly in RADIO receive mode

When the AES CCM peripheral decrypts a packet on-the-fly while RADIO is receiving it, the AES CCM peripheral must read the encrypted packet from the same memory location that RADIO is writing to.

The INPTR on page 94 pointer in the AES CCM must point to the same memory location as the PACKETPTR pointer in RADIO, see Configuration of on-the-fly decryption on page 88.






Figure 31: Configuration of on-the-fly decryption

In order to match RADIO's timing, the KSGEN task must be triggered early enough to allow the keystream generation to complete before the decryption of the packet shall start.

For short packets (MODE.LENGTH = Default) the KSGEN task must be triggered no later than when the START task in RADIO is triggered. In addition, the CRYPT task must be triggered no earlier than when the ADDRESS event is generated by RADIO.

If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by RADIO, the AES CCM peripheral will guarantee that the decryption is completed no later than when the END event in RADIO is generated.

This use-case is illustrated in On-the-fly decryption of short packets (MODE.LENGTH = Default) using a PPI connection on page 88 using a PPI connection between the ADDRESS event in RADIO and the CRYPT task in the AES CCM peripheral. The KSGEN task is triggered from the READY event in RADIO through a PPI connection.

For long packets (MODE.LENGTH = Extended) the keystream generation will need to start even earlier, such as when the RXEN task in RADIO is triggered.

Refer to Timing specification on page 96 for information about the time needed for generating a keystream.




Figure 32: On-the-fly decryption of short packets (MODE.LENGTH = Default) using a PPI connection

6.4.7 CCM data structure

The CCM data structure is located in Data RAM at the memory location specified by the CNFPTR pointer register.



Property	Address offset	Description
KEY	0	16 byte AES key
PKTCTR	16	Octet0 (LSO) of packet counter
	17	Octet1 of packet counter
	18	Octet2 of packet counter
	19	Octet3 of packet counter
	20	Bit 6 – Bit 0: Octet4 (7 most significant bits of packet counter, with Bit 6 being the most
		significant bit) Bit7: Ignored
	21	Ignored
	22	Ignored
	23	Ignored
	24	Bit 0: Direction bit Bit 7 – Bit 1: Zero padded
IV	25	8 byte initialization vector (IV) Octet0 (LSO) of IV, Octet1 of IV,, Octet7 (MSO) of IV

Table 26: CCM data structure overview

The NONCE vector (as specified by the Bluetooth Core Specification) will be generated by hardware based on the information specified in the CCM data structure from CCM data structure overview on page 89.

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in unencrypted payload
RFU	2	Reserved Future Use
PAYLOAD	3	Unencrypted payload

Table 27: Data structure for unencrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in encrypted payload including length of MIC LENGTH will be 0 for empty packets since the MIC is not added to empty packets
RFU	2	Reserved Future Use
PAYLOAD	3	Encrypted payload
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC

Table 28: Data structure for encrypted packet

MIC is not added to empty packets

6.4.8 EasyDMA and ERROR event

CCM implements an EasyDMA mechanism for reading and writing to RAM.

When the CPU and EasyDMA enabled peripherals access the same RAM block at the same time, increased bus collisions might disrupt on-the-fly encryption. This will generate an ERROR event.

EasyDMA stops accessing RAM when the ENDKSGEN and ENDCRYPT events are generated.

If the CNFPTR, SCRATCHPTR, INPTR, and the OUTPTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 15 for more information about the different memory regions.



6.4.9 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000F000	ССМ	CCM	AES CCM mode encryption	

Table 29: Instances


Register	Offset	Description	
TASKS_KSGEN	0x000	Start generation of keystream. This operation will stop by itself when completed.	
TASKS_CRYPT	0x004	Start encryption/decryption. This operation will stop by itself when completed.	
TASKS_STOP	0x008	Stop encryption/decryption	
TASKS_RATEOVERRIDE	0x00C	Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register	
		for any ongoing encryption/decryption	
EVENTS_ENDKSGEN	0x100	Keystream generation complete	
EVENTS_ENDCRYPT	0x104	Encrypt/decrypt complete	
EVENTS_ERROR	0x108	CCM error event	Deprecated
SHORTS	0x200	Shortcuts between local events and tasks	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
MICSTATUS	0x400	MIC check result	
ENABLE	0x500	Enable	
MODE	0x504	Operation mode	
CNFPTR	0x508	Pointer to data structure holding AES key and NONCE vector	
INPTR	0x50C	Input pointer	
OUTPTR	0x510	Output pointer	
SCRATCHPTR	0x514	Pointer to data area used for temporary storage	
MAXPACKETSIZE	0x518	Length of keystream generated when MODE.LENGTH = Extended.	
RATEOVERRIDE	0x51C	Data rate override setting.	

Table 30: Register overview

6.4.9.1 TASKS_KSGEN

Address offset: 0x000

Start generation of keystream. This operation will stop by itself when completed.



6.4.9.2 TASKS_CRYPT

Address offset: 0x004

Start encryption/decryption. This operation will stop by itself when completed.



Bit number		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_CRYPT			Start encryption/decryption. This operation will stop by
			itself when completed.
	Trigger	1	Trigger task

6.4.9.3 TASKS_STOP

Address offset: 0x008

Stop encryption/decryption

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_STOP			Stop encryption/decryption
	Trigger	1	Trigger task

6.4.9.4 TASKS_RATEOVERRIDE

Address offset: 0x00C

Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any ongoing encryption/decryption

Bit nu	umber		313	30 2	9 28	3 27	7 26	25	24	23	22	21	20	19	18	17	16	15	5 14	13	3 12	11	10	9	8	7	6	5	4 3	3 2	1	0
ID																																Α
Rese	t 0x00000000		0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
ID																																
Α	W TASKS_RATEOVERRIDE									٥١	veri	ride	D/	AΤΑ	RAT	ΓE s	ett	ing	g in	M	DDE	re	gist	er v	vith	th	e					
										со	nte	ents	of	the	e RA	ATE	ΟV	ΈR	RIE	E r	egi	ster	for	an	y or	ngo	ing					
										er	ncry	pti	on/	'de	cry	ptic	on															
		Trigger	1							Tri	igge	er t	ask																			

6.4.9.5 EVENTS_ENDKSGEN

Address offset: 0x100

Keystream generation complete

Bit n	umber		31	30	29 :	28 2	27 2	6 25	5 24	4 23	22	2 21	20	19	18 :	17 1	.6 1	.5 1	4 1	3 12	11	10	9 8	7	6	5	4	3	2	1 0
ID																														Α
Rese	t 0x00000000		0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0 0	0	0	0	0	0	0	0 0
ID																														
Α	RW EVENTS_ENDKSGEN									Ke	yst	trea	m g	gene	erat	ion	100	mp	ete											
		NotGenerated	0							Ev	ent	t no	t ge	ene	rate	d														
		Generated	1							Ev	ent	t ge	ner	ate	d															

6.4.9.6 EVENTS_ENDCRYPT

Address offset: 0x104

Encrypt/decrypt complete





Bit ni	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_ENDCRYPT			Encrypt/decrypt complete
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.4.9.7 EVENTS_ERROR (Deprecated)

Address offset: 0x108

CCM error event

Bit number	31 30 29 2	28 27 26 25 24 23 22 2	1 20 19 18 17 16 19	5 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
ID					А
Reset 0x00000000	0 0 0 0	0000000	000000	000000	0 0 0 0 0 0 0 0 0
ID Acce Field Value ID					
A RW EVENTS_ERROR		CCM er	ror event		Deprecated
NotGen	erated 0	Event n	ot generated		
Generat	ed 1	Event g	enerated		

6.4.9.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW ENDKSGEN_CRYPT			Shortcut between event ENDKSGEN and task CRYPT
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

6.4.9.9 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	O
ID				СВ	Д
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D
ID					ı
Α	RW ENDKSGEN			Write '1' to enable interrupt for event ENDKSGEN	
		Set	1	Enable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
В	RW ENDCRYPT			Write '1' to enable interrupt for event ENDCRYPT	
		Set	1	Enable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
С	RW ERROR			Write '1' to enable interrupt for event ERROR Deprecate	d



Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID			СВ
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
	Set	1	Enable
	Set Disabled	1 0	Enable Read: Disabled

6.4.9.10 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25	$24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
ID				Description
Α	RW ENDKSGEN			Write '1' to disable interrupt for event ENDKSGEN
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDCRYPT			Write '1' to disable interrupt for event ENDCRYPT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ERROR			Write '1' to disable interrupt for event ERROR Deprecated
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.4.9.11 MICSTATUS

Address offset: 0x400 MIC check result

Bit n	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	R MICSTATUS			The result of the MIC check performed during the previous
				decryption operation
		CheckFailed	0	MIC check failed
		CheckPassed	1	MIC check passed

6.4.9.12 ENABLE

Address offset: 0x500

Enable



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АА
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW ENABLE			Enable or disable CCM
	Disabled	0	Disable
	Enabled	2	Enable

6.4.9.13 MODE

Address offset: 0x504 Operation mode

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				C B B A
Rese	et 0x00000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				Description
Α	RW MODE			The mode of operation to be used. The settings in this
				register apply whenever either the KSGEN or CRYPT tasks
				are triggered.
		Encryption	0	AES CCM packet encryption mode
		Decryption	1	AES CCM packet decryption mode
В	RW DATARATE			Radio data rate that the CCM shall run synchronous with
		1Mbit	0	1 Mbps
		2Mbit	1	2 Mbps
		125Kbps	2	125 Kbps
		500Kbps	3	500 Kbps
С	RW LENGTH			Packet length configuration
		Default	0	Default length. Effective length of LENGTH field in
				encrypted/decrypted packet is 5 bits. A keystream for
				packet payloads up to 27 bytes will be generated.
		Extended	1	Extended length. Effective length of LENGTH field in
				encrypted/decrypted packet is 8 bits. A keystream for
				packet payloads up to MAXPACKETSIZE bytes will be
				generated.

6.4.9.14 CNFPTR

Address offset: 0x508

Pointer to data structure holding AES key and NONCE vector


Bit nu	umber	31	30	29 2	8 27	7 26	25	24	23 :	22 2	21 2	0 19	9 18	17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
ID		Α	Α	A A	A A	Α	Α	Α	Α	Α.	A A	A A	A	Α	Α	Α	Α	Α,	A A	AA	Α	Α	Α	Α	Α	Α	A	A A	Α
Reset	t 0x00000000	0	0	0 (0	0	0	0	0	0	0 (0	0	0	0	0	0	0) (0	0	0	0	0	0	0	0 (0	0
									Des																				
	RW CNFPTR								Poi	nto	r to	the	dat	a st	ruc	tur	e h	oldi	nø t	he /	FS	kον	an	d					
Α	KW CINIFIK								01	iiici			uut	u st	ıuc	cui	C 11		.0 .	110 /	LJ	KC y	uii	-					
А	NW CNIFIN																		-	CM					е				

6.4.9.15 INPTR

Address offset: 0x50C




Input pointer



6.4.9.16 OUTPTR

Address offset: 0x510

Output pointer



6.4.9.17 SCRATCHPTR

Address offset: 0x514

Pointer to data area used for temporary storage

Bit number	31	30 2	9 28	8 27	7 26	5 25	5 24	4 23	3 2	2 2	1 2	0 19	18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID	Α	A A	Α Α	A	A	Α	Δ	Α	\ A	4 /	4 Α	4 A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Reset 0x00000000	0	0 (0 0	0	0	0	0	0) () (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID Acce Field																															
A RW SCRATCHPTR								di er TI di W is	uri ncr he uri /he re Ex	ng ryp scr ng en I	key tior atc key MO ired	a so rstre n/de h ar rstre DE.I I for d (1)	am ecry ea i am LEN	ger ption is us ger IGTI s te	mer on. sed mer H =	for atic	on, i ter on a fau	mpo and lt, a	oral end sp	ry s cryp ace	ration of of	on age on. 43	ance of	da da tes	ta 'H	ge					

6.4.9.18 MAXPACKETSIZE

Address offset: 0x518

Length of keystream generated when MODE.LENGTH = Extended.

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A
Reset 0x000000FB		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
ID Acce Field			
A RW MAXPACKETS	ZE	[0x001B0x00FB]	Length of keystream generated when MODE.LENGTH
			= Extended. This value must be greater or equal to the
			subsequent packet payload to be encrypted/decrypted.




6.4.9.19 RATEOVERRIDE

Address offset: 0x51C

Data rate override setting.

Override value to be used instead of the setting of MODE.DATARATE. This override value applies when the RATEOVERRIDE task is triggered.



6.4.10 Electrical specification

6.4.10.1 Timing specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{kgen}	Time needed for keystream generation (given priority access				μs
	to destination RAM block).				

6.5 ECB — AES electronic codebook mode encryption

The AES electronic codebook mode encryption (ECB) can be used for a range of cryptographic functions like hash generation, digital signatures, and keystream generation for data encryption/decryption. The ECB encryption block supports 128 bit AES encryption (encryption only, not decryption).

AES ECB operates with EasyDMA access to system Data RAM for in-place operations on cleartext and ciphertext during encryption. ECB uses the same AES core as the CCM and AAR blocks, and is an asynchronous operation which may not complete if the AES core is busy.

AES ECB features:

- 128 bit AES encryption
- Supports standard AES ECB block encryption
- Memory pointer support
- DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

6.5.1 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority, and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.



6.5.2 EasyDMA

The ECB implements an EasyDMA mechanism for reading and writing to the Data RAM. This DMA cannot access the program memory or any other parts of the memory area except RAM.

If the ECBDATAPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 15 for more information about the different memory regions.

The EasyDMA will have finished accessing the Data RAM when the ENDECB or ERRORECB is generated.

6.5.3 ECB data structure

Block encrypt input and output is stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block

Table 31: ECB data structure overview

6.5.4 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000E000	ECB	ECB	AES Electronic Codebook (ECB) mode	
			block encryption	

Table 32: Instances

Register	Offset	Description
TASKS_STARTECB	0x000	Start ECB block encrypt
TASKS_STOPECB	0x004	Abort a possible executing ECB operation
EVENTS_ENDECB	0x100	ECB block encrypt complete
EVENTS_ERRORECB	0x104	ECB block encrypt aborted because of a STOPECB task or due to an error
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ECBDATAPTR	0x504	ECB block encrypt memory pointers

Table 33: Register overview

6.5.4.1 TASKS_STARTECB

Address offset: 0x000 Start ECB block encrypt

If a crypto operation is already running in the AES core, the STARTECB task will not start a new encryption and an ERRORECB event will be triggered.



Bit n	umber		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STARTECB			Start ECB block encrypt
				If a crypto operation is already running in the AES core,
				the STARTECB task will not start a new encryption and an
				ERRORECB event will be triggered.
		Trigger	1	Trigger task

6.5.4.2 TASKS_STOPECB

Address offset: 0x004

Abort a possible executing ECB operation

If a running ECB operation is aborted by STOPECB, the ERRORECB event is triggered.

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_STOPECB			Abort a possible executing ECB operation
				If a running ECB operation is aborted by STOPECB, the
				ERRORECB event is triggered.
		Trigger	1	Trigger task

6.5.4.3 EVENTS_ENDECB

Address offset: 0x100


ECB block encrypt complete

Bit r	umber		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_ENDECB			ECB block encrypt complete
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.5.4.4 EVENTS_ERRORECB

Address offset: 0x104

ECB block encrypt aborted because of a STOPECB task or due to an error








6.5.4.5 INTENSET

Address offset: 0x304


Enable interrupt



6.5.4.6 INTENCLR

Address offset: 0x308

Disable interrupt



6.5.4.7 ECBDATAPTR

Address offset: 0x504

ECB block encrypt memory pointers

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID	Value	Description

A RW ECBDATAPTR

Pointer to the ECB data structure (see Table 1 ECB data structure overview)



6.5.5 Electrical specification

6.5.5.1 ECB Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{ECB}	Run time per 16 byte block in all modes		6		μs

6.6 EGU — Event generator unit

Event generator unit (EGU) provides support for interlayer signaling. This means providing support for atomic triggering of both CPU execution and hardware tasks, from both firmware (by CPU) and hardware (by PPI). This feature can be used for triggering CPU execution at a lower priority execution from a higher priority execution, or to handle a peripheral's interrupt service routine (ISR) execution at a lower priority for some of its events. However, triggering any priority from any priority is possible.

Listed here are the main EGU features:

- · Software-enabled interrupt triggering
- · Separate interrupt vectors for every EGU instance
- Up to 16 separate event flags per interrupt for multiplexing

Each instance of EGU implements a set of tasks which can individually be triggered to generate the corresponding event. For example, the corresponding event for TASKS_TRIGGER[n] is EVENTS_TRIGGERED[n]. See Instances on page 100 for a list of EGU instances.

6.6.1 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40014000	EGU	EGU0	Event generator unit 0		
0x40015000	EGU	EGU1	Event generator unit 1		

Table 34: Instances

Register	Offset	Description
TASKS_TRIGGER[0]	0x000	Trigger 0 for triggering the corresponding TRIGGERED[0] event
TASKS_TRIGGER[1]	0x004	Trigger 1 for triggering the corresponding TRIGGERED[1] event
TASKS_TRIGGER[2]	0x008	Trigger 2 for triggering the corresponding TRIGGERED[2] event
TASKS_TRIGGER[3]	0x00C	Trigger 3 for triggering the corresponding TRIGGERED[3] event
TASKS_TRIGGER[4]	0x010	Trigger 4 for triggering the corresponding TRIGGERED[4] event
TASKS_TRIGGER[5]	0x014	Trigger 5 for triggering the corresponding TRIGGERED[5] event
TASKS_TRIGGER[6]	0x018	Trigger 6 for triggering the corresponding TRIGGERED[6] event
TASKS_TRIGGER[7]	0x01C	Trigger 7 for triggering the corresponding TRIGGERED[7] event
TASKS_TRIGGER[8]	0x020	Trigger 8 for triggering the corresponding TRIGGERED[8] event
TASKS_TRIGGER[9]	0x024	Trigger 9 for triggering the corresponding TRIGGERED[9] event
TASKS_TRIGGER[10]	0x028	Trigger 10 for triggering the corresponding TRIGGERED[10] event
TASKS_TRIGGER[11]	0x02C	Trigger 11 for triggering the corresponding TRIGGERED[11] event
TASKS_TRIGGER[12]	0x030	Trigger 12 for triggering the corresponding TRIGGERED[12] event
TASKS_TRIGGER[13]	0x034	Trigger 13 for triggering the corresponding TRIGGERED[13] event
TASKS_TRIGGER[14]	0x038	Trigger 14 for triggering the corresponding TRIGGERED[14] event
TASKS_TRIGGER[15]	0x03C	Trigger 15 for triggering the corresponding TRIGGERED[15] event
EVENTS_TRIGGERED[0]	0x100	Event number 0 generated by triggering the corresponding TRIGGER[0] task
EVENTS_TRIGGERED[1]	0x104	Event number 1 generated by triggering the corresponding TRIGGER[1] task




Register	Offset	Description
EVENTS_TRIGGERED[2]	0x108	Event number 2 generated by triggering the corresponding TRIGGER[2] task
EVENTS_TRIGGERED[3]	0x10C	Event number 3 generated by triggering the corresponding TRIGGER[3] task
EVENTS_TRIGGERED[4]	0x110	Event number 4 generated by triggering the corresponding TRIGGER[4] task
EVENTS_TRIGGERED[5]	0x114	Event number 5 generated by triggering the corresponding TRIGGER[5] task
EVENTS_TRIGGERED[6]	0x118	Event number 6 generated by triggering the corresponding TRIGGER[6] task
EVENTS_TRIGGERED[7]	0x11C	Event number 7 generated by triggering the corresponding TRIGGER[7] task
EVENTS_TRIGGERED[8]	0x120	Event number 8 generated by triggering the corresponding TRIGGER[8] task
EVENTS_TRIGGERED[9]	0x124	Event number 9 generated by triggering the corresponding TRIGGER[9] task
EVENTS_TRIGGERED[10]	0x128	Event number 10 generated by triggering the corresponding TRIGGER[10] task
EVENTS_TRIGGERED[11]	0x12C	Event number 11 generated by triggering the corresponding TRIGGER[11] task
EVENTS_TRIGGERED[12]	0x130	Event number 12 generated by triggering the corresponding TRIGGER[12] task
EVENTS_TRIGGERED[13]	0x134	Event number 13 generated by triggering the corresponding TRIGGER[13] task
EVENTS_TRIGGERED[14]	0x138	Event number 14 generated by triggering the corresponding TRIGGER[14] task
EVENTS_TRIGGERED[15]	0x13C	Event number 15 generated by triggering the corresponding TRIGGER[15] task
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt

Table 35: Register overview

6.6.1.1 TASKS_TRIGGER[n] (n=0..15)

Address offset: $0x000 + (n \times 0x4)$


Trigger n for triggering the corresponding TRIGGERED[n] event



6.6.1.2 EVENTS_TRIGGERED[n] (n=0..15)

Address offset: $0x100 + (n \times 0x4)$

Event number n generated by triggering the corresponding TRIGGER[n] task



6.6.1.3 INTEN

Address offset: 0x300

Enable or disable interrupt



Bit number	31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		P O N M L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A-P RW TRIGGERED[i] (i=015)		Enable or disable interrupt for event TRIGGERED[i]
Disabled	0	Disable
Enabled	1	Enable

6.6.1.4 INTENSET


Address offset: 0x304 Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				P O N M L K J I H G F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
A-P	RW TRIGGERED[i] (i=015)			Write '1' to enable interrupt for event TRIGGERED[i]
		Set	1	Enable
		Disabled	0	Read: Disabled

6.6.1.5 INTENCLR

Address offset: 0x308

Disable interrupt



6.6.2 Electrical specification

6.6.2.1 EGU Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units	
t _{EGU,EVT}	Latency between setting an EGU event flag and the system		1		cycles	
	setting an interrupt					

6.7 GPIO — General purpose input/output

The general purpose input/output pins (GPIOs) are grouped as one or more ports, with each port having up to 32 GPIOs.



The number of ports and GPIOs per port varies with product variant and package. Refer to Registers on page 105 and Pin assignments on page 343 for more information about the number of GPIOs that are supported.

GPIO has the following user-configurable features:

- Up to 32 GPIO pins per GPIO port
- Output drive strength
- Internal pull-up and pull-down resistors
- Wake-up from high or low level triggers on all pins
- Trigger interrupt on state changes on any pin
- All pins can be used by the PPI task/event system
- One or more GPIO outputs can be controlled through the PPI and GPIOTE channels
- Any pin can be mapped to a peripheral for layout flexibility
- GPIO state changes captured on the SENSE signal can be stored by the LATCH register

The GPIO port peripheral implements up to 32 pins, PIN0 through PIN31. Each of these pins can be individually configured in the PIN_CNF[n] registers (n=0..31).

The following parameters can be configured through these registers:

- Direction
- Drive strength
- · Enabling of pull-up and pull-down resistors
- Pin sensing
- Input buffer disconnect
- Analog input (for selected pins)

The PIN_CNF registers are retained registers. See POWER — Power supply on page 46 for more information about retained registers.

6.7.1 Pin configuration

Pins can be individually configured through the SENSE field in the PIN_CNF[n] register to detect either a high or low level input.

When the correct level is detected on a configured pin, the sense mechanism will set the DETECT signal high. Each pin has a separate DETECT signal. Default behavior, defined by the DETECTMODE register, combines all DETECT signals from the pins in the GPIO port into one common DETECT signal and routes it through the system to be utilized by other peripherals. This mechanism is functional in both System ON and System OFF mode. See GPIO port and the GPIO pin details on page 104.

The following figure illustrates the GPIO port containing 32 individual pins, where PINO is shown in more detail for reference. All signals on the left side of the illustration are used by other peripherals in the system and therefore not directly available to the CPU.






Figure 33: GPIO port and the GPIO pin details

Pins should be in a level that cannot trigger the sense mechanism before being enabled. If the SENSE condition configured in the PIN_CNF registers is met when the sense mechanism is enabled, the DETECT signal will immediately go high. A PORT event is triggered if the DETECT signal was low before enabling the sense mechanism. See GPIOTE — GPIO tasks and events on page 110.

See the following peripherals for more information about how the DETECT signal is used:

- POWER Power supply on page 46 uses the DETECT signal to exit from System OFF mode.
- GPIOTE GPIO tasks and events on page 110 uses the DETECT signal to generate the PORT event.

When a pin's PINx.DETECT signal goes high, a flag is set in the LATCH register. For example, when the PIN0.DETECT signal goes high, bit 0 in the LATCH register is set to 1. If the CPU performs a clear operation on a bit in the LATCH register when the associated PINx.DETECT signal is high, the bit in the LATCH register will not be cleared. The LATCH register will only be cleared if the CPU explicitly clears it by writing a 1 to the bit that shall be cleared, i.e. the LATCH register will not be affected by a PINx.DETECT signal being set low

The LDETECT signal will be set high when one or more bits in the LATCH register are 1. The LDETECT signal will be set low when all bits in the LATCH register are successfully cleared to 0.

If one or more bits in the LATCH register are 1 after the CPU has performed a clear operation on the LATCH register, a rising edge will be generated on the LDETECT signal. This is illustrated in DETECT signal behavior on page 105.

Note: The CPU can read the LATCH register at any time to check if a SENSE condition has been met on any of the GPIO pins. This is still valid if that condition is no longer met at the time the CPU queries the LATCH register. This mechanism will work even if the LDETECT signal is not used as the DETECT signal.

The LDETECT signal is by default not connected to the GPIO port's DETECT signal, but via the DETECTMODE register. It is possible to change from default behavior to the DETECT signal that is derived directly from the LDETECT signal. See GPIO port and the GPIO pin details on page 104. The following figure illustrates the DETECT signal behavior for these two alternatives.






Figure 34: DETECT signal behavior

A GPIO pin input buffer can be disconnected from the pin to enable power savings when the pin is not used as an input, see GPIO port and the GPIO pin details on page 104. Input buffers must be connected to get a valid input value in the IN register, and for the sense mechanism to get access to the pin.

Other peripherals in the system can connect to GPIO pins and override their output value and configuration, or read their analog or digital input value. See GPIO port and the GPIO pin details on page 104.

Selected pins also support analog input signals, see ANAIN in GPIO port and the GPIO pin details on page 104. The assignment of the analog pins can be found in Pin assignments on page 343.

Note: When a pin is configured as digital input, increased current consumption occurs when the input voltage is between V_{IL} and V_{IH} . It is good practice to ensure that the external circuitry does not drive that pin to levels between V_{IL} and V_{IH} for a long period of time.

6.7.2 Registers

Base address	Peripheral	Instance	Description	Configuration
0x50000000	GPIO	P0	General purpose input and output	

Table 36: Instances

Register	Offset	Description
OUT	0x504	Write GPIO port
OUTSET	0x508	Set individual bits in GPIO port
OUTCLR	0x50C	Clear individual bits in GPIO port
IN	0x510	Read GPIO port
DIR	0x514	Direction of GPIO pins
DIRSET	0x518	DIR set register



Register	Offset	Description
DIRCLR	0x51C	DIR clear register
LATCH	0x520	Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE
		registers
DETECTMODE	0x524	Select between default DETECT signal behavior and LDETECT mode
PIN_CNF[0]	0x700	Configuration of GPIO pins
PIN_CNF[1]	0x704	Configuration of GPIO pins
PIN_CNF[2]	0x708	Configuration of GPIO pins
PIN_CNF[3]	0x70C	Configuration of GPIO pins
PIN_CNF[4]	0x710	Configuration of GPIO pins
PIN_CNF[5]	0x714	Configuration of GPIO pins
PIN_CNF[6]	0x718	Configuration of GPIO pins
PIN_CNF[7]	0x71C	Configuration of GPIO pins
PIN_CNF[8]	0x720	Configuration of GPIO pins
PIN_CNF[9]	0x724	Configuration of GPIO pins
PIN_CNF[10]	0x728	Configuration of GPIO pins
PIN_CNF[11]	0x72C	Configuration of GPIO pins
PIN_CNF[12]	0x730	Configuration of GPIO pins
PIN_CNF[13]	0x734	Configuration of GPIO pins
PIN_CNF[14]	0x738	Configuration of GPIO pins
PIN_CNF[15]	0x73C	Configuration of GPIO pins
PIN_CNF[16]	0x740	Configuration of GPIO pins
PIN_CNF[17]	0x744	Configuration of GPIO pins
PIN_CNF[18]	0x748	Configuration of GPIO pins
PIN_CNF[19]	0x74C	Configuration of GPIO pins
PIN_CNF[20]	0x750	Configuration of GPIO pins
PIN_CNF[21]	0x754	Configuration of GPIO pins
PIN_CNF[22]	0x758	Configuration of GPIO pins
PIN_CNF[23]	0x75C	Configuration of GPIO pins
PIN_CNF[24]	0x760	Configuration of GPIO pins
PIN_CNF[25]	0x764	Configuration of GPIO pins
PIN_CNF[26]	0x768	Configuration of GPIO pins
PIN_CNF[27]	0x76C	Configuration of GPIO pins
PIN_CNF[28]	0x770	Configuration of GPIO pins
PIN_CNF[29]	0x774	Configuration of GPIO pins
PIN_CNF[30]	0x778	Configuration of GPIO pins
PIN_CNF[31]	0x77C	Configuration of GPIO pins

Table 37: Register overview

6.7.2.1 OUT

Address offset: 0x504

Write GPIO port

Bit no	ımber		31	30	29	28 2	27 2	6 2	5 2	4 2	3 2	2 2	1 2	0 1	.9 18	17	16	15	14 :	13 1	2 1	1 10	9	8	7	6	5	4	3	2 1	. 0
ID			f	е	d	С	b a	a Z	Z '	Υ)	× ۷	N N	/ L	J 1	T S	R	Q	Р	0	N N	ΛI	_ K	J	1	Н	G	F	Ε	D	C E	3 A
Rese	0x00000000		0	0	0	0	0 (0	0 (0 (0 (0 0	0) (0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 0	0
ID																															
A-f	RW PIN[i] (i=031)									P	in i	i																			
		Low	0							P	in (driv	er i	is lo	wo																
		High	1							P	in (driv	er i	is h	igh																



6.7.2.2 OUTSET

Address offset: 0x508

Set individual bits in GPIO port

Read: reads value of OUT register.

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	fedcba Z	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field Value ID		Description
A-f RW PIN[i] (i=031)		Pin i
Low	0	Read: pin driver is low
High	1	Read: pin driver is high
Set	1	Write: a '1' sets the pin high; a '0' has no effect

6.7.2.3 OUTCLR

Address offset: 0x50C

Clear individual bits in GPIO port

Read: reads value of OUT register.

Bit number		31 30 29 28 27 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	L O
ID		f e d c b a	ZYXWVUTSRQPONMLKJIHGFEDCB	3 A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID Acce Field				
A-f RW PIN[i] (i=031)			Pin i	
	Low	0	Read: pin driver is low	
	High	1	Read: pin driver is high	
	Clear	1	Write: a '1' sets the pin low; a '0' has no effect	

6.7.2.4 IN

Address offset: 0x510

Read GPIO port

Bit number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		fedcba 2	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A-f R PIN[i] (i=031)			Pin i
	Low	0	Pin input is low
	High	1	Pin input is high

6.7.2.5 DIR

Address offset: 0x514

Direction of GPIO pins



Bit number		31 30	29	28	27 :	26 2	25	24 :	23 2	22 2	1 20	0 19	18	17	16 1	.5 1	4 13	12	11	10	9	8	7	6	5	4	3 2	1	0
ID		f e	d	С	b	а	Z	Υ	Χ	W١	/ U	Т	S	R	Q I	P () N	М	L	K	J	L	Н	G	F	Е	D C	В	Α
Reset 0x00000000		0 0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID Acce Field																													
A-f RW PIN[i] (i=031)								ı	Pin	i																			
	Input	0						-	Pin	set	as i	npu	t																
	Output	1						-	Pin	set	as c	outp	ut																

6.7.2.6 DIRSET

Address offset: 0x518

DIR set register

Read: reads value of DIR register.

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
ID		f edcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A														
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
ID Acce Field																	
A-f RW PIN[i] (i=031)			Set as output pin i														
	Input	0	Read: pin set as input														
	Output	1	Read: pin set as output														
	Set	1	Write: a '1' sets pin to output; a '0' has no effect														

6.7.2.7 DIRCLR

Address offset: 0x51C

DIR clear register

Read: reads value of DIR register.

Bit numb	er		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1													
ID			f e d c b a	ZYXWVUTSRQPONMLKJIHGFEDCB													
Reset 0x	0000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
ID Ac																	
A-f RV	V PIN[i] (i=031)			Set as input pin i													
		Input	0	Read: pin set as input													
		Output	1	Read: pin set as output													
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect													

6.7.2.8 LATCH

Address offset: 0x520

Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers


Bit no	umber		31	30	29	28 2	27 2	6 2	5 2	4 2	23 2	22 2	21 2	20 1	9 1	8 1	7 1	6 1!	5 14	4 1	3 12	2 1:	10	9	8	7	6	5	4	3 2	2 1	0
ID			f	e	d	С	b a	a 2	Z١	1	Χ	W '	V	U .	T 5	S F	C	Q P	C)	IV	1 L	K	J	1	Н	G	F	Ε) (СВ	A
Rese	t 0x00000000		0	0	0	0	0 () (0 ()	0	0	0	0	0 0) (0	0	0	(0	0	0	0	0	0	0	0	0	0 (0	0
ID																																
A-f	RW PIN[i] (i=031)									9	Stat	tus	on	wh	eth	er F	lNi	ha	s m	et	crit	eri	a se	t in								
			0						F	PIN_CNFi.SENSE register. Write '1' to clear.																						
		NotLatched							Criteria has not been met																							
		Latched	1							(Crit	eria	a ha	as b	eer	n m	et															



6.7.2.9 DETECTMODE

Address offset: 0x524

Select between default DETECT signal behavior and LDETECT mode



6.7.2.10 PIN_CNF[n] (n=0..31)

Address offset: $0x700 + (n \times 0x4)$

Configuration of GPIO pins

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E E DDD CCBA
Rese	et 0x00000002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW DIR			Pin direction. Same physical register as DIR register
		Input	0	Configure pin as an input pin
		Output	1	Configure pin as an output pin
В	RW INPUT			Connect or disconnect input buffer
		Connect	0	Connect input buffer
		Disconnect	1	Disconnect input buffer
С	RW PULL			Pull configuration
		Disabled	0	No pull
		Pulldown	1	Pull down on pin
		Pullup	3	Pull up on pin
D	RW DRIVE			Drive configuration
		SOS1	0	Standard '0', standard '1'
		H0S1	1	High drive '0', standard '1'
		S0H1	2	Standard '0', high drive '1'
		H0H1	3	High drive '0', high 'drive '1"
		D0S1	4	Disconnect '0' standard '1' (normally used for wired-or
				connections)
		D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or
				connections)
		SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and
				connections)
		H0D1	7	High drive '0', disconnect '1' (normally used for wired-and
				connections)
Ε	RW SENSE			Pin sensing mechanism
		Disabled	0	Disabled
		High	2	Sense for high level
		Low	3	Sense for low level



6.7.3 Electrical specification

6.7.3.1 GPIO Electrical Specification

V _{IL} Input low voltage VSS 0.3 x voltage VSS 0.3 x voltage VSS 0.3 x voltage VSS 0.3 x voltage VSS 0.0 x voltage VSS 0.0 x voltage VSS	Symbol	Description	Min.	Тур.	Max.	Units
Vil	V _{IH}	Input high voltage	0.7 x		VDD	V
VOH.SD Output high voltage, standard drive, 0.5 mA, VDD ≥ 1.7 VDD-0.4 VDD V VOH.HDH Output high voltage, high drive, 5 mA, VDD ≥ 2.7 V VDD-0.4 VDD V VOH.HDH Output high voltage, high drive, 5 mA, VDD ≥ 1.7 V VDD-0.4 VDD V VOLLDD Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V VSS VSS-0.4 V VOLLDD Output low voltage, high drive, 5 mA, VDD ≥ 2.7 V VSS VSS-0.4 V VOLLDD Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V VSS VSS-0.4 V VOLLDD Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V VSS VSS-0.4 V VOLLDD Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V SS VSS-0.4 V VOLLDD Current at VSS+0.4 V, output set low, standard drive, VDD ≥ 1.7 V 3 T mA IoLSD Current at VSS+0.4 V, output set high, standard drive, VDD ≥ 1.7 V 3 T mA IoLBD Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 T mA IoLBD Current at VDD-0.4 V, output set high, hig			VDD			
VON.5D Output high voltage, standard drive, 0.5 mA, VDD ≥ 1.7 VDD-0.4 VDD V VOH.HDL Output high voltage, high drive, 5 mA, VDD ≥ 1.7 V VDD-0.4 VDD V VOL.5D Output ligh voltage, high drive, 3 mA, VDD ≥ 1.7 V VDD-0.4 VDD V VOL.5D Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOL.HDL Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOL.HDL Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOL.HDL Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOL.HDL Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V SS VSS+0.4 V IOL.HDL Current at VSS+0.4 V, output set low, high drive, VDD ≥ 1.7 V 3 1 2 4 mA IOL.HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 2 4 mA IOL.HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 2 4 mA	V_{IL}	Input low voltage	VSS		0.3 x	V
ONLY ON, HUDH Output high voltage, high drive, S mA, VDD ≥ 2.7 V VDD-0.4 VDD V VOR, HDDL Output high voltage, high drive, 3 mA, VDD ≥ 1.7 V VDD-0.4 VDD V VOL, BD Output low voltage, standard drive, 0.5 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOL, HDL Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOL, HDL Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOL, HDL Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V VSS VSS+0.4 V IoL, BDL Current at VSS+0.4 V, output set low, standard drive, VDD ≥ 1.7 V 6 10 15 mA IoL, HDL Current at VSS+0.4 V, output set low, high drive, VDD ≥ 1.7 V 3 mA mA IoL, HDL Current at VSS+0.4 V, output set high, standard drive, VDD ≥ 1.7 V 6 9 14 mA IoL, HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mA mA IoL, HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mA mA					VDD	
VOH,HOL. Output high voltage, high drive, 3 mA, VDD ≥ 1.7 V VDD-0.4 VDD V VOLSD Output low voltage, standard drive, 0.5 mA, VDD ≥ 1.7 VSS VSS+0.4 V VOLHDH Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOLHDL Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOLDSD Current at VSS+0.4 V, output set low, standard drive, VDD ≥ 1.7 V 6 10 15 mA Incl. DOLL DIA Current at VSS+0.4 V, output set low, high drive, VDD ≥ 1.7 V 3 — mA IoL, NDL Current at VDD-0.4 V, output set high, standard drive, VDD ≥ 1.7 V 3 — mA IoH,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 6 9 14 mA IoH,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 — mA IoH,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mA — IoH,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 — mA	$V_{\text{OH,SD}}$	Output high voltage, standard drive, 0.5 mA, VDD \geq 1.7	VDD-	0.4	VDD	V
$V_{OL,DO}$ Output low voltage, standard drive, 0.5 mA, VDD ≥ 1.7 VSS VSS+0.4 V VOLHOH Output low voltage, high drive, 5 mA, VDD ≥ 1.7 VSS VSS+0.4 V VOLHOL Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOLHOL Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VSS VSS+0.4 V VSS+0.4 V, output set low, standard drive, VDD ≥ 1.7 V VSS VSS+0.4 V MA 1.7 Lockhoh Current at VSS+0.4 V, output set low, high drive, VDD ≥ 1.7 V 6 10 15 mA 1.7 lockhoh Current at VSS+0.4 V, output set low, high drive, VDD ≥ 1.7 V 3 VSS VSS+0.4 V MA 1.0 Lockhoh Current at VDD-0.4 V, output set low, high drive, VDD ≥ 1.7 V 7 VSS VSS+0.4 V MA 1.0 Lockhoh Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 7 VSS VSS+0.4 V MA 1.0 Lockhoh V V VSS+0.4 V, output set high, high drive, VDD ≥ 1.7 V 8 VSS+0.4 V MA 1.0 Lockhoh V V VSS+0.4 V, output set high, high drive, VDD ≥ 1.7 V 8 VSS+0.4 V MA 1.0 Lockhoh V V VSS+0.4 V, output set high, high drive, VDD ≥ 1.7 V 8 VSS+0.4 V, output set high, high drive, VDD ≥ 1.7 V 8 VSS+0.4 V, output set high, high drive, VDD ≥ 1.7 V 8 VSS+0.4 V, output set high, high drive, VDD ≥ 1.7 V 1.0 Lockhoh V V V 1.0 Lockhoh V 1.0	$V_{OH,HDH}$	Output high voltage, high drive, 5 mA, VDD ≥ 2.7 V	VDD-	0.4	VDD	V
VOL,HDH Output low voltage, high drive, 5 mA, VDD ≥ 2.7 V VSS VSS+0.4 V VOL,HDL Output low voltage, high drive, 5 mA, VDD ≥ 1.7 V VSS VSS+0.4 V VOL,HDL Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V VSS VSS+0.4 V IoL,SD Current at VSS+0.4 V, output set low, standard drive, VDD ≥ 2.7 V 6 10 15 mA IoL,HDL Current at VSS+0.4 V, output set low, high drive, VDD ≥ 1.7 V 3 mA mA IoL,HDL Current at VDD-0.4 V, output set high, standard drive, VDD ≥ 2.7 V 6 9 14 mA IoL,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mA mA IoL,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mA mA IoL,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mA mA IoL,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mS mS Isse,1spF Rise/fall time, standard drive mode, 10-90%, 15 pF load ¹³ 13 ns mS <tr< td=""><td>V_{OH,HDL}</td><td>Output high voltage, high drive, 3 mA, VDD ≥ 1.7 V</td><td>VDD-</td><td>0.4</td><td>VDD</td><td>V</td></tr<>	V _{OH,HDL}	Output high voltage, high drive, 3 mA, VDD ≥ 1.7 V	VDD-	0.4	VDD	V
VOLHDL Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V VSS VSS+0.4 V IoL,SD Current at VSS+0.4 V, output set low, standard drive, VDD ≥ 1.7 V 1 2 4 mA IoL,HDH Current at VSS+0.4 V, output set low, high drive, VDD ≥ 2.7 V 6 10 15 mA IoL,HDL Current at VDD-0.4 V, output set high, standard drive, VDD ≥ 1.7 V 3 2 4 mA IoL,HDH Current at VDD-0.4 V, output set high, high drive, VDD ≥ 2.7 V 6 9 14 mA IoL,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 — mA IoL,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mA — IoL,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mA — IoL,HDL Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V 3 mS mS Isl,E15pF Rise/fall time, standard drive mode, 10-90%, 25 pF load ¹³ 13 nS nS Isl,E25pF Rise/fall time, high drive mode, 10-90%, 25 pF load ¹³ 4 nS<	$V_{OL,SD}$	Output low voltage, standard drive, 0.5 mA, VDD ≥ 1.7	VSS		VSS+0.4	V
LOLSD Current at VSS+0.4 V, output set low, standard drive, VDD ≥ 1.7 Current at VSS+0.4 V, output set low, high drive, VDD ≥ 2.7 V 6 100,HDH Current at VSS+0.4 V, output set low, high drive, VDD ≥ 1.7 V 3	$V_{OL,HDH}$	Output low voltage, high drive, 5 mA, VDD ≥ 2.7 V	VSS		VSS+0.4	V
1.7	$V_{OL,HDL}$	Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V	VSS		VSS+0.4	V
$l_{OL,HDH}$ Current at VSS+0.4 V, output set low, high drive, VDD ≥ 2.7 V 6 10 15 mA $l_{OL,HDL}$ Current at VSS+0.4 V, output set low, high drive, VDD ≥ 1.7 V 3 $l_{OH,BD}$ Current at VDD-0.4 V, output set high, standard drive, VDD ≥ 1.7 V $l_{OL,HDH}$ Current at VDD-0.4 V, output set high, high drive, VDD ≥ 2.7 $l_{OL,HDH}$ Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 $l_{OL,HDH}$ Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 $l_{OL,HDH}$ Rise/fall time, standard drive mode, 10-90%, 15 pF load ¹³ $l_{OL,HDH}$ 13 $l_{OL,HDH}$ 15 $l_{OL,HDH}$ Rise/fall time, standard drive mode, 10-90%, 25 pF load ¹³ $l_{OL,HDH}$ 15 $l_{OL,HDH}$ 16 $l_{OL,HDH}$ 17 $l_{OL,HDH}$ 17 $l_{OL,HDH}$ 18 $l_{OL,HDH}$ 18 $l_{OL,HDH}$ 19 $l_{OL,HDH}$ 19 $l_{OL,HDH}$ 19 $l_{OL,HDH}$ 19 $l_{OL,HDH}$ 19 $l_{OL,HDH}$ 19 $l_{OL,HDH}$ 10 $l_{OL,HDH}$ 11 $l_{OL,HDH}$ 12 $l_{OL,HDH}$ 11 $l_{OL,HDH}$ 11 $l_{OL,HDH}$ 12 $l_{OL,HDH}$ 13 $l_{OL,HDH}$ 14 $l_{OL,HDH}$ 15 $l_{OL,HDH}$ 15 $l_{OL,HDH}$ 15 $l_{OL,HDH}$ 16 $l_{OL,HDH}$ 15 $l_{OL,HDH}$ 16 $l_{OL,HDH}$ 17 $l_{OL,HDH}$ 19 l_{OL,HD	$I_{OL,SD}$	Current at VSS+0.4 V, output set low, standard drive, VDD ≥	1	2	4	mA
LOL, HDL Current at VSS+0.4 V, output set low, high drive, VDD ≥ 1.7 V 3 mA V V V V V In In In In In In In In In		1.7				
Current at VDD-0.4 V, output set high, standard drive, VDD ≥ 1.7 Current at VDD-0.4 V, output set high, high drive, VDD ≥ 2.7 Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7 V $1 \times 1.5 $	I _{OL,HDH}	Current at VSS+0.4 V, output set low, high drive, VDD ≥ 2.7 V	6	10	15	mA
	I _{OL,HDL}	Current at VSS+0.4 V, output set low, high drive, VDD \geq 1.7 V	3			mA
Current at VDD-0.4 V, output set high, high drive, VDD \geq 2.7 V $I_{OH,HDL} \qquad Current at VDD-0.4 V, output set high, high drive, VDD \geq 1.7 V I_{RF,15pF} \qquad Rise/fall time, standard drive mode, 10-90%, 15 pF load^{13} \qquad \qquad 9 \qquad \qquad ns I_{RF,25pF} \qquad Rise/fall time, standard drive mode, 10-90%, 25 pF load^{13} \qquad \qquad 13 \qquad \qquad ns I_{RF,50pF} \qquad Rise/fall time, standard drive mode, 10-90%, 50 pF load^{13} \qquad \qquad 25 \qquad \qquad ns I_{HRF,15pF} \qquad Rise/fall time, high drive mode, 10-90%, 50 pF load^{13} \qquad \qquad 4 \qquad \qquad ns I_{HRF,25pF} \qquad Rise/Fall time, high drive mode, 10-90%, 25 pF load^{13} \qquad \qquad 5 \qquad \qquad ns I_{HRF,25pF} \qquad Rise/Fall time, high drive mode, 10-90%, 25 pF load^{13} \qquad \qquad 5 \qquad \qquad ns I_{HRF,50pF} \qquad Rise/Fall time, high drive mode, 10-90%, 50 pF load^{13} \qquad \qquad 8 \qquad \qquad ns I_{HRF,50pF} \qquad Rise/Fall time, high drive mode, 10-90%, 50 pF load^{13} \qquad \qquad 8 \qquad \qquad ns R_{PU} \qquad Pull-up resistance \qquad \qquad 11 \qquad 13 \qquad 16 \qquad kΩ R_{PD} \qquad Pull-down resistance \qquad \qquad 11 \qquad 13 \qquad 16 \qquad kΩ$	I _{OH,SD}	Current at VDD-0.4 V, output set high, standard drive, VDD	1	2	4	mA
V $V_{\text{IOH,HDL}} \qquad \text{Current at VDD-0.4 V, output set high, high drive, VDD} \geq 1.7 \\ V_{\text{V}} \qquad \text{Rise/fall time, standard drive mode, 10-90%, 15 pF load}^{13} \qquad \qquad 9 \\ \text{Rise/fall time, standard drive mode, 10-90%, 25 pF load}^{13} \qquad \qquad 13 \\ \text{Re,25pF} \qquad \text{Rise/fall time, standard drive mode, 10-90%, 25 pF load}^{13} \qquad \qquad 25 \\ \text{Rise/fall time, standard drive mode, 10-90%, 50 pF load}^{13} \qquad \qquad 25 \\ \text{Rise/Fall time, high drive mode, 10-90%, 15 pF load}^{13} \qquad \qquad 4 \\ \text{Re,15pF} \qquad \text{Rise/Fall time, high drive mode, 10-90%, 25 pF load}^{13} \qquad \qquad 5 \\ \text{Rise/Fall time, high drive mode, 10-90%, 25 pF load}^{13} \qquad \qquad 5 \\ \text{Rise/Fall time, high drive mode, 10-90%, 25 pF load}^{13} \qquad \qquad 8 \\ \text{Rep}_{\text{U}} \qquad \text{Pull-up resistance} \qquad \qquad 11 \qquad 13 \qquad 16 \qquad \text{k}\Omega$		≥ 1.7				
Current at VDD-0.4 V, output set high, high drive, VDD \geq 1.7 V 1 tre,15pF Rise/fall time, standard drive mode, 10-90%, 15 pF load 13 13 ns 1 tre,50pF Rise/fall time, standard drive mode, 10-90%, 25 pF load 13 25 ns 1 thre,15pF Rise/fall time, standard drive mode, 10-90%, 50 pF load 13 4 ns 1 thre,15pF Rise/Fall time, high drive mode, 10-90%, 15 pF load 13 5 ns 1 thre,25pF Rise/Fall time, high drive mode, 10-90%, 25 pF load 13 5 ns 1 thre,50pF Rise/Fall time, high drive mode, 10-90%, 25 pF load 13 5 ns 1 thre,50pF Rise/Fall time, high drive mode, 10-90%, 50 pF load 13 11 13 16 kΩ RpD Pull-down resistance	I _{OH,HDH}	Current at VDD-0.4 V, output set high, high drive, VDD ≥ 2.7	6	9	14	mA
V $t_{RF,15pF}$ Rise/fall time, standard drive mode, 10-90%, 15 pF load ¹³ 9 ns $t_{RF,25pF}$ Rise/fall time, standard drive mode, 10-90%, 25 pF load ¹³ 13 ns $t_{RF,50pF}$ Rise/fall time, standard drive mode, 10-90%, 50 pF load ¹³ 25 ns $t_{HRF,15pF}$ Rise/Fall time, high drive mode, 10-90%, 15 pF load ¹³ 4 ns $t_{HRF,25pF}$ Rise/Fall time, high drive mode, 10-90%, 25 pF load ¹³ 5 ns $t_{HRF,25pF}$ Rise/Fall time, high drive mode, 10-90%, 25 pF load ¹³ 8 ns $t_{HRF,50pF}$ Rise/Fall time, high drive mode, 10-90%, 50 pF load ¹³ 11 13 16 k Ω t_{HR} Pull-up resistance 11 13 16 k Ω		V				
Rise/fall time, standard drive mode, 10-90%, 15 pF load 13 13 ns 13 ns 13 tre,25pF Rise/fall time, standard drive mode, 10-90%, 25 pF load 13 25 ns 13 ns 14 the,50pF Rise/fall time, standard drive mode, 10-90%, 50 pF load 13 4 ns 14 ns 14 the,15pF Rise/Fall time, high drive mode, 10-90%, 15 pF load 13 5 ns 14 the,50pF Rise/Fall time, high drive mode, 10-90%, 25 pF load 13 5 ns 14 the,50pF Rise/Fall time, high drive mode, 10-90%, 50 pF load 13 8 ns 15 ns 15 the,50pF Rise/Fall time, high drive mode, 10-90%, 50 pF load 13 16 k Ω RpD Pull-up resistance 11 13 13 16 k Ω	I _{OH,HDL}	Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7	3			mA
thrse, 25pFRise/fall time, standard drive mode, 10-90%, 25 pF load 13 13nsthre, 50pFRise/fall time, standard drive mode, 10-90%, 50 pF load 13 25nsthre, 15pFRise/Fall time, high drive mode, 10-90%, 15 pF load 13 4nsthre, 25pFRise/Fall time, high drive mode, 10-90%, 25 pF load 13 5nsthre, 50pFRise/Fall time, high drive mode, 10-90%, 50 pF load 13 8nsRPUPull-up resistance111316k Ω RPDPull-down resistance111316k Ω		V				
therefore Rise/fall time, standard drive mode, 10-90%, 50 pF load 13 25 ns 14 therefore Rise/Fall time, high drive mode, 10-90%, 15 pF load 13 4 ns 14 therefore Rise/Fall time, high drive mode, 10-90%, 25 pF load 13 5 ns 14 therefore Rise/Fall time, high drive mode, 10-90%, 50 pF load 13 8 ns 14 Rise/Fall time, high drive mode, 10-90%, 50 pF load 13 8 ns 14 Rpu Pull-up resistance 11 13 16 k Ω	t _{RF,15pF}	Rise/fall time, standard drive mode, 10-90%, 15 pF load ¹³		9		ns
there, 15pF Rise/Fall time, high drive mode, 10-90%, 15 pF load 13 4 ns there, 25pF Rise/Fall time, high drive mode, 10-90%, 25 pF load 13 5 ns there, 50pF Rise/Fall time, high drive mode, 10-90%, 50 pF load 13 8 ns RpU Pull-up resistance 11 13 16 k Ω	t _{RF,25pF}	Rise/fall time, standard drive mode, 10-90%, 25 pF load ¹³		13		ns
there, 25pF Rise/Fall time, high drive mode, 10-90%, 25 pF load 13 5 ns 14 there, 25pF Rise/Fall time, high drive mode, 10-90%, 50 pF load 13 8 ns 14 RpD Pull-up resistance 11 13 16 k Ω	t _{RF,50pF}	Rise/fall time, standard drive mode, 10-90%, 50 pF load ¹³		25		ns
$t_{HRF,50pF}$ Rise/Fall time, high drive mode, 10-90%, 50 pF load 13 8 ns R_{PU} Pull-up resistance 11 13 16 k Ω	t _{HRF,15pF}	Rise/Fall time, high drive mode, 10-90%, 15 pF load ¹³		4		ns
R_{PU} Pull-up resistance 11 13 16 $k\Omega$ R_{PD} Pull-down resistance 11 13 16 $k\Omega$	t _{HRF,25pF}	Rise/Fall time, high drive mode, 10-90%, 25 pF load ¹³		5		ns
R_{PD} Pull-down resistance 11 13 16 $k\Omega$	t _{HRF,50pF}	Rise/Fall time, high drive mode, 10-90%, 50 pF load ¹³		8		ns
	R _{PU}	Pull-up resistance	11	13	16	kΩ
C _{PAD} Pad capacitance 3 pF	R_{PD}	Pull-down resistance	11	13	16	kΩ
	C _{PAD}	Pad capacitance		3		pF

6.8 GPIOTE — GPIO tasks and events

The GPIO tasks and events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events. Each GPIOTE channel can be assigned to one pin.

A GPIOTE block enables GPIOs to generate events on pin state change which can be used to carry out tasks through the PPI system. A GPIO can also be driven to change state on system events using the PPI system. Tasks and events are briefly introduced in Peripheral interface on page 73, and GPIO is described in more detail in GPIO — General purpose input/output on page 102.

Low power detection of pin state changes is possible when in System ON or System OFF.



Rise and fall times based on simulations

Instance	Number of GPIOTE channels
GPIOTE	8

Table 38: GPIOTE properties

Up to three tasks can be used in each GPIOTE channel for performing write operations to a pin. Two tasks are fixed (SET and CLR), and one (OUT) is configurable to perform following operations:

- Set
- Clear
- Toggle

An event can be generated in each GPIOTE channel from one of the following input conditions:

- Rising edge
- · Falling edge
- Any change

6.8.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins.

The tasks SET[n], CLR[n], and OUT[n] can write to individual pins, and events IN[n] can be generated from input changes of individual pins.

The SET task will set the pin selected in GPIOTE.CONFIG[n].PSEL to high. The CLR task will set the pin low.

The effect of the OUT task on the pin is configurable in CONFIG[n].POLARITY. It can set the pin high, set it low, or toggle it.

Tasks and events are configured using the CONFIG[n] registers. One CONFIG[n] register is associated with a set of SET[n], CLR[n], and OUT[n] tasks and IN[n] events.

As long as a SET[n], CLR[n], and OUT[n] task or an IN[n] event is configured to control pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value, as specified in the GPIO, will be ignored as long as the pin is controlled by GPIOTE. Attempting to write to the pin as a normal GPIO pin will have no effect. When the GPIOTE is disconnected from a pin, the associated pin gets the output and configuration values specified in the GPIO module, see MODE field in CONFIG[n] register.

When conflicting tasks are triggered simultaneously (i.e. during the same clock cycle) in one channel, the priority of the tasks is as described in the following table.

Priority	Task	
1	ОИТ	
2	CLR	
3	SET	

Table 39: Task priorities

When setting the CONFIG[n] registers, MODE=Disabled does not have the same effect as MODE=Task and POLARITY=None. In the latter case, a CLR or SET task occurring at the exact same time as OUT will end up with no change on the pin, based on the priorities described in the table above.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].

6.8.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal.



The event will be generated on the rising edge of the DETECT signal. See GPIO — General purpose input/output on page 102 for more information about the DETECT signal.

The GPIO DETECT signal will not wake the system up again if the system is put into System ON IDLE while the DETECT signal is high. Clear all DETECT sources before entering sleep. If the LATCH register is used as a source, a new rising edge will be generated on DETECT if any bit in LATCH is still high after clearing all or part of the register. This could occur if one of the PINx.DETECT signals is still high, for example. See Pin configuration on page 103 for more information.

Setting the system to System OFF while DETECT is high will cause a wakeup from System OFF reset.

This feature is always enabled even if the peripheral itself appears to be IDLE, meaning no clocks or other power intensive infrastructure have to be requested to keep this feature enabled. This feature can therefore be used to wake up the CPU from a WFI or WFE type sleep in System ON when all peripherals and the CPU are idle, meaning the lowest power consumption in System ON mode.

In order to prevent spurious interrupts from the PORT event while configuring the sources, the following must be performed:

- 1. Disable interrupts on the PORT event (through INTENCLR.PORT).
- 2. Configure the sources (PIN_CNF[n].SENSE).
- 3. Clear any potential event that could have occurred during configuration (write '0' to EVENTS_PORT).
- 4. Enable interrupts (through INTENSET.PORT).

6.8.3 Tasks and events pin configuration

Each GPIOTE channel is associated with one physical GPIO pin through the CONFIG.PSEL field.

When Event mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an input, overriding the DIR setting in GPIO. Similarly, when Task mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an output overriding the DIR setting and OUT value in GPIO. When Disabled is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will use its configuration from the PIN[n].CNF registers in GPIO.

Note: A pin can only be assigned to one GPIOTE channel at a time. Failing to do so may result in unpredictable behavior.

6.8.4 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40006000	GPIOTE	GPIOTE	GPIO tasks and events		

Table 40: Instances

Register	Offset	Description
TASKS_OUT[0]	0x000	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in
		CONFIG[0].POLARITY.
TASKS_OUT[1]	0x004	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is configured in
		CONFIG[1].POLARITY.
TASKS_OUT[2]	0x008	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is configured in
		CONFIG[2].POLARITY.
TASKS_OUT[3]	0x00C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is configured in
		CONFIG[3].POLARITY.
TASKS_OUT[4]	0x010	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is configured in
		CONFIG[4].POLARITY.





Register	Offset	Description	
TASKS_OUT[5]	0x014	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is configured in	
		CONFIG[5].POLARITY.	
TASKS_OUT[6]	0x018	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is configured in	
		CONFIG[6].POLARITY.	
TASKS_OUT[7]	0x01C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is configured in	
		CONFIG[7].POLARITY.	
TASKS_SET[0]	0x030	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it high.	
TASKS_SET[1]	0x034	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it high.	
TASKS_SET[2]	0x038	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is to set it high.	
TASKS_SET[3]	0x03C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it high.	
TASKS_SET[4]	0x040	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it high.	
TASKS_SET[5]	0x044	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it high.	
TASKS_SET[6]	0x048	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is to set it high.	
TASKS_SET[7]	0x04C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it high.	
TASKS_CLR[0]	0x060	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it low.	
TASKS_CLR[1]	0x064	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it low.	
TASKS_CLR[2]	0x068	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is to set it low.	
TASKS_CLR[3]	0x06C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it low.	
TASKS_CLR[4]	0x070	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it low.	
TASKS_CLR[5]	0x074	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it low.	
TASKS_CLR[6]	0x078	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is to set it low.	
TASKS_CLR[7]	0x07C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it low.	
EVENTS_IN[0]	0x100	Event generated from pin specified in CONFIG[0].PSEL	
EVENTS_IN[1]	0x104	Event generated from pin specified in CONFIG[1].PSEL	
EVENTS_IN[2]	0x108	Event generated from pin specified in CONFIG[2].PSEL	
EVENTS_IN[3]	0x10C	Event generated from pin specified in CONFIG[3].PSEL	
EVENTS_IN[4]	0x110	Event generated from pin specified in CONFIG[4].PSEL	
EVENTS_IN[5]	0x114	Event generated from pin specified in CONFIG[5].PSEL	
EVENTS_IN[6]	0x118	Event generated from pin specified in CONFIG[6].PSEL	
EVENTS_IN[7]	0x11C	Event generated from pin specified in CONFIG[7].PSEL	
EVENTS_PORT	0x17C	Event generated from multiple input GPIO pins with SENSE mechanism enabled	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
CONFIG[0]	0x510	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event	
CONFIG[1]	0x514	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event	
CONFIG[2]	0x518	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event	
CONFIG[3]	0x51C	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event	
CONFIG[4]	0x520	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event	
CONFIG[5]	0x524	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event	
CONFIG[6]	0x528	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event	
CONFIG[7]	0x52C	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event	

Table 41: Register overview

6.8.4.1 TASKS_OUT[n] (n=0..7)

Address offset: $0x000 + (n \times 0x4)$

Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY.



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_OUT			Task for writing to pin specified in CONFIG[n].PSEL. Action
			on pin is configured in CONFIG[n].POLARITY.
	Trigger	1	Trigger task

6.8.4.2 TASKS_SET[n] (n=0..7)

Address offset: $0x030 + (n \times 0x4)$


Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high.

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_SET			Task for writing to pin specified in CONFIG[n].PSEL. Action
			on pin is to set it high.
	Trigger	1	Trigger task

6.8.4.3 TASKS_CLR[n] (n=0..7)

Address offset: $0x060 + (n \times 0x4)$

Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low.



6.8.4.4 EVENTS_IN[n] (n=0..7)

Address offset: $0x100 + (n \times 0x4)$

Event generated from pin specified in CONFIG[n].PSEL

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			Description
A RW EVENTS_IN			Event generated from pin specified in CONFIG[n].PSEL
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.8.4.5 EVENTS_PORT

Address offset: 0x17C

Event generated from multiple input GPIO pins with SENSE mechanism enabled

4454_187 v1.2 114 NOI



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_PORT			Event generated from multiple input GPIO pins with SENSE
			mechanism enabled
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.8.4.6 INTENSET

Address offset: 0x304

Enable interrupt

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		T	HGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A-H RW IN[i] (i=07)			Write '1' to enable interrupt for event IN[i]
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
I RW PORT			Write '1' to enable interrupt for event PORT
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

6.8.4.7 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		T.	HGFEDCBA
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A-H RW IN[i] (i=07)			Write '1' to disable interrupt for event IN[i]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
I RW PORT			Write '1' to disable interrupt for event PORT
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

6.8.4.8 CONFIG[n] (n=0..7)

Address offset: $0x510 + (n \times 0x4)$

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

115 NORDIC

Bit	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E DD BBBBB AA
Res	set 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW MODE			Mode
		Disabled	0	Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module.
		Event	1	Event mode
				The pin specified by PSEL will be configured as an input and
				the IN[n] event will be generated if operation specified in
				POLARITY occurs on the pin.
		Task	3	Task mode
				The GPIO specified by PSEL will be configured as an output
				and triggering the SET[n], CLR[n] or OUT[n] task will
				perform the operation specified by POLARITY on the pin.
				When enabled as a task the GPIOTE module will acquire the
				pin and the pin can no longer be written as a regular output
				pin from the GPIO module.
В	RW PSEL		[031]	GPIO number associated with SET[n], CLR[n], and OUT[n]
				tasks and IN[n] event
D	RW POLARITY			When In task mode: Operation to be performed on output
				when OUT[n] task is triggered. When In event mode:
				Operation on input that shall trigger IN[n] event.
		None	0	Task mode: No effect on pin from OUT[n] task. Event mode:
				no IN[n] event generated on pin activity.
		LoToHi	1	Task mode: Set pin from OUT[n] task. Event mode: Generate
				IN[n] event when rising edge on pin.
		HiToLo	2	Task mode: Clear pin from OUT[n] task. Event mode:
				Generate IN[n] event when falling edge on pin.
		Toggle	3	Task mode: Toggle pin from OUT[n]. Event mode: Generate
_				IN[n] when any change on pin.
E	RW OUTINIT			When in task mode: Initial value of the output when the
				GPIOTE channel is configured. When in event mode: No effect.
		Low	0	Task mode: Initial value of pin before task triggering is low
		High	1	Task mode: Initial value of pin before task triggering is low
		riigii	1	rask mode. Initial value of pill before task triggering is high

6.8.5 Electrical specification

6.9 PPI — Programmable peripheral interconnect

The programmable peripheral interconnect (PPI) enables peripherals to interact autonomously with each other using tasks and events independent of the CPU. The PPI allows precise synchronization between peripherals when real-time application constraints exist and eliminates the need for CPU activity to implement behavior which can be predefined using PPI.






Figure 35: PPI block diagram

The PPI system has, in addition to the fully programmable peripheral interconnections, a set of channels where the event end point (EEP) and task end points (TEP) are fixed in hardware. These fixed channels can be individually enabled, disabled, or added to PPI channel groups (see CHG[n] registers), in the same way as ordinary PPI channels.

Instance	Channel	Number of channels
PPI	0-9	10
PPI (fixed)	20-31	12

Table 42: Configurable and fixed PPI channels

The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another peripheral. A task is connected to an event through a PPI channel. The PPI channel is composed of three end point registers, one EEP, and two TEPs. A peripheral task is connected to a TEP using the address of the task register associated with the task. Similarly, a peripheral event is connected to an EEP using the address of the event register associated with the event.

On each PPI channel, the signals are synchronized to the 16 MHz clock to avoid any internal violation of setup and hold timings. As a consequence, events that are synchronous to the 16 MHz clock will be delayed by one clock period, while other asynchronous events will be delayed by up to one 16 MHz clock period.

Note: Shortcuts (as defined in the SHORTS register in each peripheral) are not affected by this 16 MHz synchronization, and are therefore not delayed.



Each TEP implements a fork mechanism that enables a second task to be triggered at the same time as the task specified in the TEP is triggered. This second task is configured in the task end point register in the FORK registers groups, e.g. FORK.TEP[0] is associated with PPI channel CH[0].

There are two ways of enabling and disabling PPI channels:

- Enable or disable PPI channels individually using the CHEN, CHENSET, and CHENCLR registers.
- Enable or disable PPI channels in PPI channel groups through the groups' ENABLE and DISABLE tasks. Prior to these tasks being triggered, the PPI channel group must be configured to define which PPI channels belong to which groups.

Note: When a channel belongs to two groups m and n, and the tasks CHG[m].EN and CHG[n].DIS occur simultaneously (m and n can be equal or different), the CHG[m].EN on that channel has priority.

PPI tasks (for example, CHG[0].EN) can be triggered through the PPI like any other task, which means they can be hooked to a PPI channel as a TEP. One event can trigger multiple tasks by using multiple channels and one task can be triggered by multiple events in the same way.

6.9.1 Pre-programmed channels

Some of the PPI channels are pre-programmed. These channels cannot be configured by the CPU, but can be added to groups and enabled and disabled like the general purpose PPI channels. The FORK TEP for these channels are still programmable and can be used by the application.

For a list of pre-programmed PPI channels, see the following table.

Channel	EEP	ТЕР
20	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
21	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
22	TIMERO->EVENTS_COMPARE[1]	RADIO->TASKS_DISABLE
23	RADIO->EVENTS_BCMATCH	AAR->TASKS_START
24	RADIO->EVENTS_READY	CCM->TASKS_KSGEN
25	RADIO->EVENTS_ADDRESS	CCM->TASKS_CRYPT
26	RADIO->EVENTS_ADDRESS	TIMERO->TASKS_CAPTURE[1]
27	RADIO->EVENTS_END	TIMERO->TASKS_CAPTURE[2]
28	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
29	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
30	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_CLEAR
31	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_START

Table 43: Pre-programmed channels

6.9.2 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4001F000	PPI	PPI	Programmable peripheral interco	nnect

Table 44: Instances

Register	Offset	Description
TASKS_CHG[0].EN	0x000	Enable channel group 0
TASKS_CHG[0].DIS	0x004	Disable channel group 0
TASKS_CHG[1].EN	0x008	Enable channel group 1
TASKS_CHG[1].DIS	0x00C	Disable channel group 1



TASIS_CIGIC_DIST ADMA Disable channel group 2		011	
TASS_CH0[3] EN 0.018 Enbloc channel group 3 TASS_CH0[3] EN 0.018 Enbloc channel group 3 TASS_CH0[4] EN 0.020 Enbloc channel group 4 TASS_CH0[4] EN 0.020 Enbloc channel group 4 TASS_CH0[5] EN 0.022 Enbloc channel group 5 TASS_CH0[6] EN 0.022 Enbloc channel group 5 TASS_CH0[6] EN 0.002 Disablic channel group 5 TASS_CH0[6] EN 0.002 Channel enbloc set register CHN14 0.000 Channel enbloc set register CHN161 0.000 Channel enbloc set register CHN161 0.001 Channel enbloc set regi	Register	Offset	Description
TASS_CRIGISINS DOILD Desable channel group 3 TASS_CRIGIDISS DOILD Desable channel group 4 TASS_CRIGIDISS DOIZE Enable channel group 4 TASS_CRIGIDISS DOIZE Desable channel group 5 TASS_CRIGIDISS DOIZE Desable channel group 5 CHEN DO-DO Channel enable register CHEN DO-DO Channel enable register CHENCIT DO-DO Channel enable clear register CHILITER DO-EIS Channel enable register CHILITER DO-EIS Channel Exert endpoint CHILITER DO-EIS Channel Exert endpoint CHILITER DO-EIC Channel Exert endpoint CHILITER DO-EIC </td <td>_</td> <td></td> <td></td>	_		
TASS_CREGIS_10S	_		
TASS_CIGIGI_TN Ox220 Feable channel group 4 TASS_CIGIGI_TN Ox224 Deable channel group 5 TASS_CIGIGI_TN Ox202 Diable channel group 5 CHEN Ox500 Channel enable register CHENEST Ox501 Channel enable set register CHENEST Ox501 Channel enable dear register CHENEST Ox510 Channel Death enable dear register CHENEST Ox511 Channel Death enable dear register CHILIFEP Ox512 Channel Death enable dear register CHILIFEP Ox518 Channel Death enable dear register CHILIFEP Ox518 Channel Death enable dear register CHILIFEP Ox518 Channel Death enable dear register CHILIFEP Ox510 Channel 2 event endpoint CHILIFEP Ox520 Channel 2 event endpoint CHILIFEP Ox520 Channel 3 exit endpoint CHILIFEP Ox530 Channel 3 exit endpoint CHILIFEP Ox530 Channel 3 exit endpoint CHILIFEP Ox540 Channel 5 exit endpoint <td>TASKS_CHG[3].EN</td> <td>0x018</td> <td>Enable channel group 3</td>	TASKS_CHG[3].EN	0x018	Enable channel group 3
TASIS_CHGI_SIN 0.028	TASKS_CHG[3].DIS	0x01C	
TASS_CHIGS IN 0x02E Desire channel group 5 TASS_CHIGS INS 0x02C Desire channel group 5 CHENET 0x504 Channel erable register CHENCIE 0x508 Channel erable set register CHINCIE 0x508 Channel erable dear register CHINCIE 0x501 Channel vale register CHIDITEP 0x512 Channel 2 set errelegiont CHIDITEP 0x512 Channel 2 set errelegiont CHIZITEP 0x512 Channel 2 text endpoint CHIZITEP 0x520 Channel 3 text endpoint CHIZITEP 0x520 Channel 3 text endpoint CHIZITEP 0x520 Channel 5 text endpoint CHIZITEP 0x520 Channel 6 text endpoint CHIZITEP 0x520 Channel 6 text endpoint CHIZITEP 0x540 <	TASKS_CHG[4].EN	0x020	Enable channel group 4
TASS_CHG S DIS	TASKS_CHG[4].DIS	0x024	Disable channel group 4
CHEN 0.500 Channel enable register CHENET 0.504 Channel enable set register CHENECIR 0.508 Channel of table set register CHIO]TEP 0.510 Channel 0 table endpoint CHIO]TEP 0.514 Channel 0 table endpoint CHI_STEP 0.512 Channel 1 table endpoint CHI_STEP 0.512 Channel 2 table endpoint CHI_STEP 0.520 Channel 2 table endpoint CHI_STEP 0.520 Channel 2 table endpoint CHI_STEP 0.522 Channel 3 table endpoint CHI_STEP 0.523 Channel 3 table endpoint CHI_STEP 0.522 Channel 3 table endpoint CHI_STEP 0.534 Channel 4 table endpoint CHI_STEP 0.538 Channel 5 table endpoint CHI_STEP 0.538 Channel 5 table endpoint CHI_STEP 0.530 Channel 5 table endpoint CHI_STEP 0.544 Channel 5 table endpoint CHI_STEP 0.548 Channel 5 table endpoint CHI_STEP 0.548	TASKS_CHG[5].EN	0x028	Enable channel group 5
CHENSET 0.504 Channel enable clar register CHENCER 0.508 Channel enable clar register CHOIDEEP 0.514 Channel O bask endpoint CHOIDEEP 0.514 Channel O bask endpoint CHILLEEP 0.528 Channel 1 tak endpoint CHILLEEP 0.520 Channel 2 tak endpoint CHIZITEP 0.520 Channel 2 tak endpoint CHIZITEP 0.522 Channel 3 base endpoint CHIZITEP 0.522 Channel 3 base endpoint CHIZITEP 0.522 Channel 3 base endpoint CHIZITEP 0.522 Channel 4 base endpoint CHIZITEP 0.530 Channel 4 base endpoint CHIZITEP 0.532 Channel 5 beent endpoint CHIZITEP 0.533 Channel 5 beent endpoint CHIZITEP 0.544 Channel 5 beent endpoint CHIZITEP 0.545 Channel 5 base endpoint CHIZITEP 0.544 Channel 6 bask endpoint CHIZITEP 0.544 Channel 7 base endpoint CHIZITEP 0.545 Chan	TASKS_CHG[5].DIS	0x02C	Disable channel group 5
CHENCIR D.508 Channel clear register	CHEN	0x500	Channel enable register
CHOILEP 0.510 Channel O event endpoint CHOILEP 0.514 Channel I task endpoint CHILLEP 0.512 Channel I task endpoint CHILLEP 0.520 Channel 2 task endpoint CHILLEP 0.520 Channel 2 task endpoint CHILLEP 0.522 Channel 3 event endpoint CHISITEP 0.522 Channel 3 task endpoint CHISITEP 0.520 Channel 3 task endpoint CHISITEP 0.530 Channel 4 task endpoint CHISITEP 0.530 Channel 5 event endpoint CHISITEP 0.538 Channel 5 event endpoint CHISITEP 0.530 Channel 5 task endpoint CHISITEP 0.530 Channel 6 task endpoint CHISITEP 0.540 Channel 6 task endpoint CHISITEP 0.541 Channel 6 task endpoint CHISITEP 0.542 Channel 7 task endpoint CHISITEP 0.554 Channel 7 task endpoint CHISITEP 0.554 Channel 8 event endpoint CHISITEP 0.554 Channel 8 tas	CHENSET	0x504	Channel enable set register
CHIQITEP 0.514 Channel o task endpoint CHIQITEP 0.528 Channel Levent endpoint CHIQITEP 0.520 Channel 2 avent endpoint CHIQITEP 0.520 Channel 2 task endpoint CHIQITEP 0.522 Channel 3 task endpoint CHIGIBLEP 0.522 Channel 3 task endpoint CHIQITEP 0.530 Channel 4 task endpoint CHIGIEPP 0.534 Channel 4 task endpoint CHIGIEPP 0.538 Channel 5 event endpoint CHIGIEPP 0.530 Channel 5 event endpoint CHIGITEP 0.534 Channel 6 task endpoint CHIGITEP 0.535 Channel 6 task endpoint CHIGITEP 0.540 Channel 6 task endpoint CHIGITEP 0.544 Channel 7 task endpoint CHIGITEP 0.5450 Channel 7 task endpoint CHIGITEP 0.546 Channel 7 task endpoint CHIGITEP 0.550 Channel 8 task endpoint CHIGITEP 0.550 Channel 8 task endpoint CHIGITEP 0.550 Channel	CHENCLR	0x508	Channel enable clear register
CHILEP 0x518 Channel 1 event endpoint CHILITEP 0x51C Channel 1 task endpoint CHILITEP 0x520 Channel 2 task endpoint CHIZITEP 0x524 Channel 3 event endpoint CHIGHTEP 0x528 Channel 3 task endpoint CHIGHTEP 0x520 Channel 3 task endpoint CHIGHTEP 0x534 Channel 4 task endpoint CHIGHTEP 0x534 Channel 5 event endpoint CHIGHTEP 0x538 Channel 5 event endpoint CHIGHTEP 0x530 Channel 5 event endpoint CHIGHTEP 0x540 Channel 6 event endpoint CHIGHTEP 0x540 Channel 6 task endpoint CHIGHTEP 0x544 Channel 7 task endpoint CHIGHTEP 0x545 Channel 7 task endpoint CHIGHTEP 0x550 Channel 9 task endpoint CHIGHTEP 0x550 Channel	CH[0].EEP	0x510	Channel 0 event endpoint
CHILITEP 0x51C Channel 1 task endpoint CHIQLEP 0x520 Channel 2 event endpoint CHIQLITEP 0x528 Channel 3 event endpoint CHIQLITEP 0x528 Channel 3 task endpoint CHIQLITEP 0x520 Channel 3 task endpoint CHIQLEP 0x530 Channel 4 event endpoint CHIQLEP 0x530 Channel 4 event endpoint CHIQLEP 0x530 Channel 4 event endpoint CHIQLEP 0x530 Channel 5 event endpoint CHIQLEP 0x538 Channel 5 event endpoint CHIQLEP 0x538 Channel 5 task endpoint CHIQLEP 0x540 Channel 5 task endpoint CHIQLEP 0x540 Channel 6 event endpoint CHIQLEP 0x540 Channel 7 task endpoint CHIQLEP 0x550 Channel 8 task endpoint CHIQLEP 0x550	CH[0].TEP	0x514	Channel 0 task endpoint
CH2]ZEP 0x520 Channel 2 ewent endpoint CH2]ZEP 0x524 Channel 2 task endpoint CH3]ZEP 0x524 Channel 3 task endpoint CH3]ZEP 0x520 Channel 3 task endpoint CH4]ZEP 0x530 Channel 4 task endpoint CH4]ZEP 0x534 Channel 5 task endpoint CH5]ZEP 0x538 Channel 5 task endpoint CH5]ZEP 0x534 Channel 5 task endpoint CH6]ZEP 0x540 Channel 5 task endpoint CH6]ZEP 0x540 Channel 6 tevent endpoint CH6]ZEP 0x548 Channel 7 task endpoint CH7]ZEP 0x542 Channel 7 task endpoint CH7]ZEP 0x540 Channel 7 task endpoint CH8]ZEP 0x540 Channel 7 task endpoint CH8]ZEP 0x540 Channel 7 task endpoint CH9]ZEP 0x550 Channel 9 task endpoint CH9]ZEP 0x550 Channel 9 task endpoint CH6[3] 0x800 Channel group 1 CH6[4] 0x800 Channel group 2 <tr< td=""><td>CH[1].EEP</td><td>0x518</td><td>Channel 1 event endpoint</td></tr<>	CH[1].EEP	0x518	Channel 1 event endpoint
CHIQLEP Ox524 Channel 2 task endpoint CHIQLEP Ox528 Channel 3 task endpoint CHIQLEP Ox520 Channel 3 task endpoint CHIQLEP Ox530 Channel 4 task endpoint CHIQLEP Ox534 Channel 4 task endpoint CHIQLEP Ox535 Channel 5 task endpoint CHIGISTP Ox536 Channel 5 task endpoint CHIGISTP Ox536 Channel 5 task endpoint CHIGISTP Ox540 Channel 6 task endpoint CHIGISTP Ox540 Channel 6 task endpoint CHIGISTP Ox544 Channel 7 task endpoint CHIGISTP Ox545 Channel 7 task endpoint CHIGISTP Ox545 Channel 8 task endpoint CHIGISTP Ox545 Channel 8 task endpoint CHIGISTP Ox550 Channel 8 task endpoint CHIGISTP Ox555 Channel 8 task endpoint CHIGISTP Ox555 Channel 9 event endpoint CHIGISTP Ox556 Channel 9 task endpoint CHIGISTP Ox557 Channel 9 task endpoint CHIGISTP Ox550 Channel group 1 CHIGISTP Ox550 Channel group 1 CHIGISTP Ox550 Channel group 2 CHIGISTP Ox550 Channel group 2 CHIGISTP Ox550 Channel group 3 CHIGISTP Ox550 Channel group 3 CHIGISTP Ox550 Channel group 4 CHIGISTP Ox550 Channel group 4 CHIGISTP Ox550 Channel group 5 FORKIOITEP Ox550 Channel group 5 FORKIOITEP Ox510 Channel group 5 FORKIOITEP Ox510 Channel 3 task endpoint FORKISITEP Ox510 Channel 3 task endpoint FORKISITEP Ox510 Channel 3 task endpoint FORKISITEP Ox520 Channel 2 task endpoint	CH[1].TEP	0x51C	Channel 1 task endpoint
CHISITEP 0x52C Channel 3 task endpoint CHISITEP 0x53C Channel 3 task endpoint CHISITEP 0x53A Channel 4 event endpoint CHISITEP 0x53B Channel 5 task endpoint CHISITEP 0x53C Channel 5 task endpoint CHISITEP 0x53C Channel 5 task endpoint CHISITEP 0x53C Channel 5 task endpoint CHISITEP 0x54C Channel 6 event endpoint CHISITEP 0x54C Channel 6 task endpoint CHISITEP 0x54C Channel 7 task endpoint CHISITEP 0x54C Channel 7 task endpoint CHISITEP 0x54C Channel 7 task endpoint CHISITEP 0x55C Channel 8 event endpoint CHISITEP 0x55C Channel 8 event endpoint CHISITEP 0x55C Channel 8 task endpoint CHISITEP 0x55C Channel 9 task endpoint CHISITEP 0x55C Channel 9 task endpoint CHISITEP 0x55C Channel 9 task endpoint CHISITEP 0x55C Channel 8 event endpoint CHISITEP 0x55C Channel 8 task endpoint CHISITEP 0x55	CH[2].EEP	0x520	Channel 2 event endpoint
CH[3],TEP 0x52C Channel 3 task endpoint CH[4],EEP 0x530 Channel 4 ewent endpoint CH[4],TEP 0x534 Channel 5 text endpoint CH[5],TEP 0x538 Channel 5 ewent endpoint CH[5],TEP 0x540 Channel 6 text endpoint CH[6],TEP 0x544 Channel 6 task endpoint CH[7],TEP 0x548 Channel 7 text endpoint CH[7],TEP 0x542 Channel 7 task endpoint CH[8],TEP 0x559 Channel 8 text endpoint CH[8],TEP 0x550 Channel 8 text endpoint CH[9],TEP 0x554 Channel 8 text endpoint CH[9],TEP 0x558 Channel 9 event endpoint CH[9],TEP 0x550 Channel group 1 CH[9],TEP 0x550 Channel group 1 CH[9],TEP 0x800 Channel group 2 CH[9],TEP 0x808 Channel gro	CH[2].TEP	0x524	Channel 2 task endpoint
CH 2 EEP	CH[3].EEP	0x528	Channel 3 event endpoint
CH[G].TEP 0x534 Channel 5 task endpoint CH[S].EEP 0x53C Channel 5 task endpoint CH[S].TEP 0x54C Channel 6 tevent endpoint CH[G].EEP 0x54D Channel 6 event endpoint CH[G].TEP 0x54D Channel 7 tevent endpoint CH[7].EEP 0x54B Channel 7 task endpoint CH[7].TEP 0x54C Channel 8 tevent endpoint CH[8].EEP 0x55D Channel 8 tevent endpoint CH[9].EEP 0x55B Channel 8 task endpoint CH[9].EEP 0x55C Channel 9 event endpoint CHG[0] 0x80D Channel group 0 CHG[1] 0x80D Channel group 0 CHG[1] 0x80D Channel group 1 CHG[2] 0x80B Channel group 3 CHG[3] 0x80C Channel group 3 CHG[4] 0x81D Channel group 5 FORK[0].TEP 0x91D Channel group 5 FORK[0].TEP 0x91D Channel 2 task endpoint FORK[1].TEP 0x91B Channel 2 task endpoint	CH[3].TEP	0x52C	Channel 3 task endpoint
CH[G].TEP 0x534 Channel 5 task endpoint CH[S].EEP 0x53C Channel 5 task endpoint CH[S].TEP 0x54C Channel 6 tevent endpoint CH[G].EEP 0x54D Channel 6 event endpoint CH[G].TEP 0x54D Channel 7 tevent endpoint CH[7].EEP 0x54B Channel 7 task endpoint CH[7].TEP 0x54C Channel 8 tevent endpoint CH[8].EEP 0x55D Channel 8 tevent endpoint CH[9].EEP 0x55B Channel 8 task endpoint CH[9].EEP 0x55C Channel 9 event endpoint CHG[0] 0x80D Channel group 0 CHG[1] 0x80D Channel group 0 CHG[1] 0x80D Channel group 1 CHG[2] 0x80B Channel group 3 CHG[3] 0x80C Channel group 3 CHG[4] 0x81D Channel group 5 FORK[0].TEP 0x91D Channel group 5 FORK[0].TEP 0x91D Channel 2 task endpoint FORK[1].TEP 0x91B Channel 2 task endpoint	CH[4].EEP	0x530	Channel 4 event endpoint
CHISI_TEP 0x538 Channel 5 task endpoint CHISI_TEP 0x53C Channel 5 task endpoint CHISI_TEP 0x540 Channel 6 task endpoint CHISI_TEP 0x544 Channel 7 test endpoint CHISI_TEP 0x542 Channel 7 task endpoint CHISI_TEP 0x54C Channel 8 task endpoint CHISI_TEP 0x550 Channel 8 task endpoint CHISI_TEP 0x554 Channel 9 test endpoint CHISI_TEP 0x555 Channel 9 test endpoint CHISI_TEP 0x556 Channel group 0 CHISI_TEP 0x550 Channel group 1 CHISI_TEP 0x800 Channel group 2 CHISI_TEP 0x808 Channel group 3 CHISI_TEP 0x810 Channel group 5 FORK[I]_TEP 0x910 Channel 1 task endpoint FORK[I]_TEP 0x914 Channel 2 task endpoint			
CH[S]TEP 0x53C Channel 5 task endpoint CH[6], EEP 0x540 Channel 6 event endpoint CH[6], TEP 0x548 Channel 7 task endpoint CH[7], TEP 0x548 Channel 7 task endpoint CH[8], TEP 0x554 Channel 8 tevent endpoint CH[8], TEP 0x554 Channel 8 task endpoint CH[9], TEP 0x558 Channel 9 event endpoint CH[9], TEP 0x558 Channel 9 task endpoint CH[9], TEP 0x55C Channel 9 task endpoint CHG[0] 0x800 Channel group 0 CHG[1] 0x804 Channel group 0 CHG[2] 0x808 Channel group 2 CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel 9 task endpoint FORK[1], TEP 0x910 Channel 0 task endpoint FORK[2], TEP 0x914 Channel 1 task endpoint FORK[3], TEP 0x916 Channel 3 task endpoint FORK[1], TEP 0x920 Channel 3 task endpoint			
CH[6],EEP 0x540 Channel 6 event endpoint CH[6],TEP 0x544 Channel 6 task endpoint CH[7],TEP 0x548 Channel 7 event endpoint CH[7],TEP 0x54C Channel 8 event endpoint CH[8],TEP 0x550 Channel 8 task endpoint CH[9],TEP 0x554 Channel 9 event endpoint CH[9],TEP 0x555 Channel 9 task endpoint CH[0] 0x800 Channel 9 task endpoint CHG[0] 0x800 Channel group 0 CHG[1] 0x804 Channel group 1 CHG[2] 0x808 Channel group 2 CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0],TEP 0x910 Channel 1 task endpoint FORK[2],TEP 0x914 Channel 1 task endpoint FORK[3],TEP 0x91C Channel 2 task endpoint FORK[3],TEP 0x92C Channel 5 task endpoint FORK[4],TEP 0x92C Channel 6 task endpoint			
CH[6],TEP 0x544 Channel 7 event endpoint CH[7],EEP 0x548 Channel 7 event endpoint CH[7],TEP 0x542 Channel 7 task endpoint CH[8],EEP 0x550 Channel 8 event endpoint CH[8],TEP 0x554 Channel 8 task endpoint CH[9],TEP 0x558 Channel 9 task endpoint CHG[0] 0x800 Channel 9 task endpoint CHG[1] 0x801 Channel group 0 CHG[2] 0x808 Channel group 1 CHG[3] 0x802 Channel group 2 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0],TEP 0x910 Channel 0 task endpoint FORK[2],TEP 0x914 Channel 1 task endpoint FORK[3],TEP 0x916 Channel 3 task endpoint FORK[3],TEP 0x916 Channel 3 task endpoint FORK[4],TEP 0x920 Channel 4 task endpoint FORK[6],TEP 0x920 Channel 5 task endpoint FORK[7],TEP 0x920 Channel 8 task endpoint <			
CH[7].TEP			
CH[7].TEP			·
CH[8].TEP 0x550 Channel 8 event endpoint CH[8].TEP 0x554 Channel 8 task endpoint CH[9].EEP 0x558 Channel 9 event endpoint CH[9].TEP 0x55C Channel 9 task endpoint CHG[0] 0x800 Channel group 0 CHG[1] 0x804 Channel group 1 CHG[2] 0x808 Channel group 2 CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0].TEP 0x910 Channel 0 task endpoint FORK[1].TEP 0x914 Channel 1 task endpoint FORK[3].TEP 0x918 Channel 2 task endpoint FORK[4].TEP 0x920 Channel 3 task endpoint FORK[6].TEP 0x924 Channel 5 task endpoint FORK[6].TEP 0x924 Channel 5 task endpoint FORK[8].TEP 0x920 Channel 8 task endpoint FORK[8].TEP 0x930 Channel 9 task endpoint FORK[8].TEP 0x934 Channel 20 task endpoint			
CH[8].TEP 0x554 Channel 8 task endpoint CH[9].EEP 0x558 Channel 9 event endpoint CH[9].TEP 0x55C Channel 9 task endpoint CHG[0] 0x800 Channel group 0 CHG[1] 0x804 Channel group 1 CHG[2] 0x808 Channel group 2 CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0].TEP 0x910 Channel group 5 FORK[1].TEP 0x914 Channel 1 task endpoint FORK[2].TEP 0x918 Channel 2 task endpoint FORK[3].TEP 0x91C Channel 3 task endpoint FORK[4].TEP 0x920 Channel 5 task endpoint FORK[6].TEP 0x924 Channel 5 task endpoint FORK[7].TEP 0x926 Channel 6 task endpoint FORK[8].TEP 0x930 Channel 8 task endpoint FORK[9].TEP 0x934 Channel 8 task endpoint FORK[2].TEP 0x960 Channel 20 task endpoint <t< td=""><td></td><td></td><td></td></t<>			
CH[9],TEP 0x558 Channel 9 event endpoint CH[9],TEP 0x55C Channel 9 task endpoint CHG[0] 0x800 Channel group 0 CHG[1] 0x804 Channel group 1 CHG[2] 0x808 Channel group 2 CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0],TEP 0x910 Channel 0 task endpoint FORK[1],TEP 0x914 Channel 1 task endpoint FORK[2],TEP 0x918 Channel 2 task endpoint FORK[3],TEP 0x91C Channel 3 task endpoint FORK[4],TEP 0x920 Channel 4 task endpoint FORK[6],TEP 0x924 Channel 5 task endpoint FORK[7],TEP 0x922 Channel 6 task endpoint FORK[8],TEP 0x930 Channel 8 task endpoint FORK[2],TEP 0x934 Channel 20 task endpoint FORK[2],TEP 0x960 Channel 20 task endpoint FORK[2],TEP 0x960 Channel 22 task endpoint			
CH[9]TEP 0x55C Channel 9 task endpoint CHG[0] 0x800 Channel group 0 CHG[1] 0x804 Channel group 1 CHG[2] 0x808 Channel group 2 CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0]TEP 0x910 Channel 0 task endpoint FORK[1]TEP 0x914 Channel 1 task endpoint FORK[2]TEP 0x918 Channel 2 task endpoint FORK[3]TEP 0x91C Channel 3 task endpoint FORK[3]TEP 0x920 Channel 5 task endpoint FORK[6]TEP 0x924 Channel 5 task endpoint FORK[7]TEP 0x922 Channel 6 task endpoint FORK[8]TEP 0x930 Channel 8 task endpoint FORK[9]TEP 0x934 Channel 20 task endpoint FORK[2]TEP 0x960 Channel 20 task endpoint FORK[2]TEP 0x964 Channel 22 task endpoint FORK[2]TEP 0x966 Channel 23 task endpoint <			·
CHG[0] 0x800 Channel group 0 CHG[1] 0x804 Channel group 1 CHG[2] 0x808 Channel group 2 CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0].TEP 0x910 Channel 0 task endpoint FORK[1].TEP 0x914 Channel 1 task endpoint FORK[2].TEP 0x918 Channel 2 task endpoint FORK[3].TEP 0x91C Channel 3 task endpoint FORK[4].TEP 0x920 Channel 4 task endpoint FORK[5].TEP 0x924 Channel 5 task endpoint FORK[7].TEP 0x928 Channel 6 task endpoint FORK[8].TEP 0x930 Channel 8 task endpoint FORK[9].TEP 0x934 Channel 9 task endpoint FORK[2].TEP 0x960 Channel 20 task endpoint FORK[2].TEP 0x964 Channel 21 task endpoint FORK[2].TEP 0x968 Channel 22 task endpoint FORK[2].TEP 0x966 Channel 23 task endpoint			
CHG[1] 0x804 Channel group 1 CHG[2] 0x808 Channel group 2 CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0].TEP 0x910 Channel 0 task endpoint FORK[1].TEP 0x914 Channel 1 task endpoint FORK[2].TEP 0x918 Channel 2 task endpoint FORK[3].TEP 0x91C Channel 3 task endpoint FORK[4].TEP 0x920 Channel 4 task endpoint FORK[5].TEP 0x924 Channel 5 task endpoint FORK[6].TEP 0x928 Channel 6 task endpoint FORK[7].TEP 0x920 Channel 7 task endpoint FORK[8].TEP 0x930 Channel 8 task endpoint FORK[9].TEP 0x934 Channel 9 task endpoint FORK[2].TEP 0x960 Channel 20 task endpoint FORK[22].TEP 0x964 Channel 21 task endpoint FORK[22].TEP 0x968 Channel 23 task endpoint FORK[23].TEP 0x96C Channel 23 tas			
CHG[2] 0x808 Channel group 2 CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0].TEP 0x910 Channel 0 task endpoint FORK[1].TEP 0x914 Channel 1 task endpoint FORK[2].TEP 0x918 Channel 2 task endpoint FORK[3].TEP 0x91C Channel 3 task endpoint FORK[4].TEP 0x920 Channel 4 task endpoint FORK[5].TEP 0x924 Channel 5 task endpoint FORK[6].TEP 0x928 Channel 6 task endpoint FORK[7].TEP 0x92C Channel 7 task endpoint FORK[8].TEP 0x930 Channel 8 task endpoint FORK[9].TEP 0x934 Channel 9 task endpoint FORK[20].TEP 0x960 Channel 20 task endpoint FORK[21].TEP 0x964 Channel 21 task endpoint FORK[22].TEP 0x968 Channel 22 task endpoint FORK[23].TEP 0x96C Channel 23 task endpoint FORK[24].TEP 0x970 <t< td=""><td></td><td></td><td></td></t<>			
CHG[3] 0x80C Channel group 3 CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0].TEP 0x910 Channel 0 task endpoint FORK[1].TEP 0x914 Channel 1 task endpoint FORK[2].TEP 0x918 Channel 2 task endpoint FORK[3].TEP 0x91C Channel 3 task endpoint FORK[4].TEP 0x920 Channel 4 task endpoint FORK[5].TEP 0x924 Channel 5 task endpoint FORK[6].TEP 0x928 Channel 6 task endpoint FORK[6].TEP 0x928 Channel 7 task endpoint FORK[8].TEP 0x930 Channel 8 task endpoint FORK[9].TEP 0x934 Channel 9 task endpoint FORK[20].TEP 0x960 Channel 20 task endpoint FORK[21].TEP 0x964 Channel 21 task endpoint FORK[22].TEP 0x968 Channel 22 task endpoint FORK[23].TEP 0x96C Channel 23 task endpoint FORK[24].TEP 0x96C Channel 24 task endpoint			
CHG[4] 0x810 Channel group 4 CHG[5] 0x814 Channel group 5 FORK[0].TEP 0x910 Channel 0 task endpoint FORK[1].TEP 0x914 Channel 1 task endpoint FORK[2].TEP 0x918 Channel 2 task endpoint FORK[3].TEP 0x91C Channel 3 task endpoint FORK[4].TEP 0x920 Channel 4 task endpoint FORK[5].TEP 0x924 Channel 5 task endpoint FORK[6].TEP 0x928 Channel 6 task endpoint FORK[7].TEP 0x92C Channel 7 task endpoint FORK[8].TEP 0x930 Channel 8 task endpoint FORK[20].TEP 0x934 Channel 9 task endpoint FORK[21].TEP 0x960 Channel 20 task endpoint FORK[21].TEP 0x964 Channel 21 task endpoint FORK[22].TEP 0x968 Channel 22 task endpoint FORK[23].TEP 0x96C Channel 23 task endpoint FORK[24].TEP 0x970 Channel 24 task endpoint			
CHG[5] 0x814 Channel group 5 FORK[0].TEP 0x910 Channel 0 task endpoint FORK[1].TEP 0x914 Channel 1 task endpoint FORK[2].TEP 0x918 Channel 2 task endpoint FORK[3].TEP 0x91C Channel 3 task endpoint FORK[4].TEP 0x920 Channel 4 task endpoint FORK[5].TEP 0x924 Channel 5 task endpoint FORK[6].TEP 0x928 Channel 6 task endpoint FORK[6].TEP 0x928 Channel 6 task endpoint FORK[7].TEP 0x92C Channel 7 task endpoint FORK[8].TEP 0x930 Channel 8 task endpoint FORK[9].TEP 0x934 Channel 9 task endpoint FORK[2].TEP 0x960 Channel 20 task endpoint FORK[20].TEP 0x960 Channel 21 task endpoint FORK[21].TEP 0x968 Channel 22 task endpoint FORK[22].TEP 0x968 Channel 22 task endpoint FORK[23].TEP 0x96C Channel 23 task endpoint FORK[23].TEP 0x970 Channel 24 task endpoint			
FORK[0].TEP Ox910 Channel 0 task endpoint FORK[1].TEP Ox918 Channel 2 task endpoint FORK[2].TEP Ox910 Channel 3 task endpoint FORK[4].TEP Ox920 Channel 4 task endpoint FORK[5].TEP Ox924 Channel 5 task endpoint FORK[6].TEP Ox928 Channel 6 task endpoint FORK[6].TEP Ox920 Channel 7 task endpoint FORK[8].TEP Ox930 Channel 8 task endpoint FORK[9].TEP Ox930 Channel 9 task endpoint FORK[20].TEP Ox960 Channel 20 task endpoint FORK[21].TEP Ox964 Channel 21 task endpoint FORK[22].TEP Ox968 Channel 22 task endpoint FORK[23].TEP Ox960 Channel 23 task endpoint FORK[23].TEP Ox960 Channel 23 task endpoint FORK[23].TEP Ox960 Channel 23 task endpoint FORK[24].TEP Ox960 Channel 23 task endpoint FORK[24].TEP Ox960 Channel 23 task endpoint FORK[24].TEP Ox970 Channel 24 task endpoint		0x810	• •
FORK[1].TEP	CHG[5]	0x814	Channel group 5
FORK[2].TEP	FORK[0].TEP	0x910	Channel 0 task endpoint
FORK[3].TEP Ox920 Channel 3 task endpoint FORK[5].TEP Ox924 Channel 5 task endpoint FORK[6].TEP Ox928 Channel 6 task endpoint FORK[7].TEP Ox92C Channel 7 task endpoint FORK[8].TEP Ox930 Channel 8 task endpoint FORK[9].TEP Ox934 Channel 9 task endpoint FORK[20].TEP Ox960 Channel 20 task endpoint FORK[21].TEP Ox964 Channel 21 task endpoint FORK[22].TEP Ox968 Channel 22 task endpoint FORK[23].TEP Ox96C Channel 23 task endpoint FORK[23].TEP Ox96C Channel 23 task endpoint FORK[23].TEP Ox96C Channel 24 task endpoint FORK[24].TEP Ox970 Channel 24 task endpoint	FORK[1].TEP	0x914	Channel 1 task endpoint
FORK[4].TEP Ox920 Channel 4 task endpoint FORK[5].TEP Ox928 Channel 6 task endpoint FORK[7].TEP Ox92C Channel 7 task endpoint FORK[8].TEP Ox930 Channel 8 task endpoint FORK[9].TEP Ox934 Channel 9 task endpoint FORK[20].TEP Ox960 Channel 20 task endpoint FORK[21].TEP Ox964 Channel 21 task endpoint FORK[22].TEP Ox968 Channel 22 task endpoint FORK[23].TEP Ox968 Channel 23 task endpoint FORK[23].TEP Ox96C Channel 23 task endpoint FORK[24].TEP Ox970 Channel 24 task endpoint	FORK[2].TEP	0x918	Channel 2 task endpoint
FORK[5].TEP Ox924 Channel 5 task endpoint FORK[6].TEP Ox928 Channel 6 task endpoint FORK[7].TEP Ox92C Channel 7 task endpoint FORK[8].TEP Ox930 Channel 8 task endpoint FORK[9].TEP Ox934 Channel 9 task endpoint FORK[20].TEP Ox960 Channel 20 task endpoint FORK[21].TEP Ox964 Channel 21 task endpoint FORK[22].TEP Ox968 Channel 22 task endpoint FORK[23].TEP Ox96C Channel 23 task endpoint FORK[24].TEP Ox970 Channel 24 task endpoint	FORK[3].TEP	0x91C	Channel 3 task endpoint
FORK[6].TEP Ox92C Channel 6 task endpoint FORK[8].TEP Ox930 Channel 8 task endpoint FORK[9].TEP Ox934 Channel 9 task endpoint FORK[20].TEP Ox960 Channel 20 task endpoint FORK[21].TEP Ox964 Channel 21 task endpoint FORK[22].TEP Ox968 Channel 22 task endpoint FORK[23].TEP Ox96C Channel 23 task endpoint FORK[23].TEP Ox96C Channel 24 task endpoint FORK[24].TEP Ox970 Channel 24 task endpoint	FORK[4].TEP	0x920	Channel 4 task endpoint
FORK[7].TEP Ox92C Channel 7 task endpoint FORK[8].TEP Ox930 Channel 8 task endpoint FORK[9].TEP Ox934 Channel 9 task endpoint FORK[20].TEP Ox960 Channel 20 task endpoint FORK[21].TEP Ox964 Channel 21 task endpoint FORK[22].TEP Ox968 Channel 22 task endpoint FORK[23].TEP Ox96C Channel 23 task endpoint FORK[24].TEP Ox970 Channel 24 task endpoint	FORK[5].TEP	0x924	Channel 5 task endpoint
FORK[8].TEP 0x930 Channel 8 task endpoint FORK[9].TEP 0x934 Channel 9 task endpoint FORK[20].TEP 0x960 Channel 20 task endpoint FORK[21].TEP 0x964 Channel 21 task endpoint FORK[22].TEP 0x968 Channel 22 task endpoint FORK[23].TEP 0x96C Channel 23 task endpoint FORK[24].TEP 0x970 Channel 24 task endpoint	FORK[6].TEP	0x928	Channel 6 task endpoint
FORK[9].TEP 0x934 Channel 9 task endpoint FORK[20].TEP 0x960 Channel 20 task endpoint FORK[21].TEP 0x964 Channel 21 task endpoint FORK[22].TEP 0x968 Channel 22 task endpoint FORK[23].TEP 0x96C Channel 23 task endpoint FORK[24].TEP 0x970 Channel 24 task endpoint	FORK[7].TEP	0x92C	Channel 7 task endpoint
FORK[20].TEP 0x960 Channel 20 task endpoint FORK[21].TEP 0x964 Channel 21 task endpoint FORK[22].TEP 0x968 Channel 22 task endpoint FORK[23].TEP 0x96C Channel 23 task endpoint FORK[24].TEP 0x970 Channel 24 task endpoint	FORK[8].TEP	0x930	Channel 8 task endpoint
FORK[21].TEP 0x964 Channel 21 task endpoint FORK[22].TEP 0x968 Channel 22 task endpoint FORK[23].TEP 0x96C Channel 23 task endpoint FORK[24].TEP 0x970 Channel 24 task endpoint	FORK[9].TEP	0x934	Channel 9 task endpoint
FORK[22].TEP 0x968 Channel 22 task endpoint FORK[23].TEP 0x96C Channel 23 task endpoint FORK[24].TEP 0x970 Channel 24 task endpoint	FORK[20].TEP	0x960	Channel 20 task endpoint
FORK[23].TEP 0x96C Channel 23 task endpoint FORK[24].TEP 0x970 Channel 24 task endpoint	FORK[21].TEP	0x964	Channel 21 task endpoint
FORK[24].TEP 0x970 Channel 24 task endpoint	FORK[22].TEP	0x968	Channel 22 task endpoint
FORK[24].TEP 0x970 Channel 24 task endpoint	FORK[23].TEP	0x96C	Channel 23 task endpoint
	FORK[25].TEP		Channel 25 task endpoint



Register	Offset	Description
FORK[26].TEP	0x978	Channel 26 task endpoint
FORK[27].TEP	0x97C	Channel 27 task endpoint
FORK[28].TEP	0x980	Channel 28 task endpoint
FORK[29].TEP	0x984	Channel 29 task endpoint
FORK[30].TEP	0x988	Channel 30 task endpoint
FORK[31].TEP	0x98C	Channel 31 task endpoint

Table 45: Register overview

6.9.2.1 TASKS_CHG[n].EN (n=0..5)

Address offset: $0x000 + (n \times 0x8)$

Enable channel group n

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
ID				Description
Α	W EN			Enable channel group n
		Trigger	1	Trigger task

6.9.2.2 TASKS_CHG[n].DIS (n=0..5)

Address offset: $0x004 + (n \times 0x8)$

Disable channel group n

Bit n	umb	er		1 30 29 2	28 27 2	6 25	24 2	23 22	2 2 1	20	19 1	18 17	7 16	15	14 1	3 1	2 11	10	9 8	3 7	6	5	4	3 2	1	0
ID																										Α
Rese	et Ox(0000000		0 0	0 0 0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0 0	0	0	0	0	0 0	0	0
ID																										
Α	W	DIS					- 1	Disab	ole c	har	nnel	gro	ıp n	1												_
			Trigger				-	Trigg	er ta	ask																

6.9.2.3 CHEN

Address offset: 0x500 Channel enable register

Bit number	31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	V U T S R	QPONMLK JIHGFEDCBA
Reset 0x00000000	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value II		Description
A-J RW CH[i] (i=09)		Enable or disable channel i
Disable	d 0	Disable channel
Enable	1	Enable channel
K-V RW CH[i] (i=2031)		Enable or disable channel i
Disable	d 0	Disable channel
Enabled	1	Enable channel

6.9.2.4 CHENSET

Address offset: 0x504



Channel enable set register

Read: reads value of CH{i} field in CHEN register.

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	V U T S R Q P O) N M L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A-J RW CH[i] (i=09)		Channel i enable set register. Writing '0' has no effect.
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Set	1	Write: Enable channel
K-V RW CH[i] (i=2031)		Channel i enable set register. Writing '0' has no effect.
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Set	1	Write: Enable channel

6.9.2.5 CHENCLR

Address offset: 0x508

Channel enable clear register

Read: reads value of CH{i} field in CHEN register.

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	V U T S R Q P O	NMLK JIHGFEDCBA
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A-J RW CH[i] (i=09)		Channel i enable clear register. Writing '0' has no effect.
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Clear	1	Write: disable channel
K-V RW CH[i] (i=2031)		Channel i enable clear register. Writing '0' has no effect.
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Clear	1	Write: disable channel

6.9.2.6 CH[n].EEP (n=0..9)

Address offset: $0x510 + (n \times 0x8)$

Channel n event endpoint

Α	RW EEP								Poi	inte	r to	eve	nt r	egis	ter.	Acc	epts	s on	ly a	ddr	ess	es t	o r	egis	ster	s			
ID																													
Rese	t 0x00000000	0	0 () (0 0	0	0	0	0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0 (0 (0	0	0	0
ID		Α	A A	۱ ۸	4 Δ	A	Α	Α	Α	Α	Α,	4 A	Α	Α	Α.	A A	A A	Α	Α	Α	Α	A	A	Α /	Α Α	A	Α	Α	Α
Bit n	umber	31	30 2	9 2	8 2	7 26	5 25	24	23	22	21 2	0 19	18	17	16 1	l5 1	4 13	3 12	11	10	9	8	7	6 !	5 4	3	2	1	0

from the Event group.

6.9.2.7 CH[n].TEP (n=0..9)

Address offset: $0x514 + (n \times 0x8)$

Channel n task endpoint



Bit n	umber	31	30 2	9 2	8 2	7 26	5 25	5 24	23	22	21 2	0 19	18	17	16	15	14 1	.3 1	2 1	1 10	9	8	7	6	5	4	3	2 :	1 0
ID		Α	A	λ Α	λ Α	4 A	Α	Α	Α	Α	A	4 A	Α	Α	Α	Α	Α.	4 4	λ Α	4 A	Α	Α	Α	Α	Α	Α	Α	Α ,	A A
Rese	t 0x00000000	0	0 () (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0 (0 0
ID																													
Α	RW TEP								Ро	inte	r to	task	re	giste	er. A	Acce	epts	on	ly a	ddr	ess	es t	o r	egis	ster	s			
									fro	m t	he 1	ask	gro	up.															

6.9.2.8 CHG[n] (n=0..5)

Address offset: $0x800 + (n \times 0x4)$

Channel group n

Bit number	3	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	١	V U T S R Q P O	N M L K J I H G F E D C B A
Reset 0x00000000	C	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Va			Description
A-J RW CH[i] (i=09)			Include or exclude channel i
Ex	cluded 0	0	Exclude
In	cluded 1	1	Include
K-V RW CH[i] (i=2031)			Include or exclude channel i
Ex	cluded 0	0	Exclude
Inc	icluded 1	1	Include

6.9.2.9 FORK[n].TEP (n=0..9, 20..31)

Address offset: $0x910 + (n \times 0x4)$

Channel n task endpoint

Bit n	umber	31	30	29	28	27	26	25	24	23	22	21	20	19	18 :	17 :	16	15 :	.4 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
ID		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A A	\ <i>A</i>	A	Α	Α	Α	Α	Α	Α	Α	A .	АА
Rese	t 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) () (0	0	0	0	0	0	0	0	0	0 0
ID																															
	RW TEP										inte																				

6.10 QDEC — Quadrature decoder

The Quadrature decoder (QDEC) provides buffered decoding of quadrature-encoded sensor signals. It is suitable for mechanical and optical sensors.

The sample period and accumulation are configurable to match application requirements. The QDEC provides the following:

- Digital waveform decoding from off-chip quadrature encoder
- Sample accumulation eliminating hard real-time requirements to be enforced on application
- Optional input de-bounce filters.
- Optional LED output signal for optical encoders






Figure 36: Quadrature decoder configuration

6.10.1 Sampling and decoding

The QDEC decodes the output from an incremental motion encoder by sampling the QDEC phase input pins (A and B).

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms, phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by the waveform that changes level first. Invalid transitions may occur, meaning the two waveforms simultaneously switch. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.

The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

If the SAMPLEPER value needs to be changed, the QDEC shall be stopped using the STOP task. SAMPLEPER can be then changed upon receiving the STOPPED event, and QDEC can be restarted using the START task. Failing to do so may result in unpredictable behavior.

It is good practice to only change registers LEDPOL, REPORTPER, DBFEN, and LEDPRE when the QDEC is stopped.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1).

The decoding of the sample pairs is described in the table below.



Previ	ous	Curre	nt	SAMPLE	ACC operation	ACCDBL	Description
samp	le pair(n	samp	les	register		operation	
- 1)		pair(n)				
Α	В	Α	В				
0	0	0	0	0	No change	No change	No movement
0	0	0	1	1	Increment	No change	Movement in positive direction
0	0	1	0	-1	Decrement	No change	Movement in negative direction
0	0	1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
0	1	0	1	0	No change	No change	No movement
0	1	1	0	2	No change	Increment	Error: Double transition
0	1	1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
1	0	0	1	2	No change	Increment	Error: Double transition
1	0	1	0	0	No change	No change	No movement
1	0	1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
1	1	0	1	-1	Decrement	No change	Movement in negative direction
1	1	1	0	1	Increment	No change	Movement in positive direction
1	1	1	1	0	No change	No change	No movement

Table 46: Sampled value encoding

6.10.2 LED output

The LED output follows the sample period. The LED is switched on for a set period before sampling and then switched off immediately after. The period the LED is switched on before sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.

When using off-chip mechanical encoders not requiring an LED, the LED output can be disabled by writing value 'Disconnected' to the CONNECT field of the PSEL.LED register. In this case, the QDEC will not acquire access to a pin for the LED output.

6.10.3 Debounce filters

Each of the two-phase inputs have digital debounce filters.

When enabled through the DBFEN register, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register). The filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter. Any signal with a steady state shorter than SAMPLEPER will always be suppressed by the filter. It is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.

When the debounce filters are enabled, displacements reported by the QDEC peripheral are delayed by one SAMPLEPER period.

6.10.4 Accumulators

The quadrature decoder contains two accumulator registers, ACC and ACCDBL. These registers accumulate valid motion sample values and the number of detected invalid samples (double transitions), respectively.

NORDIC*

The ACC register accumulates all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register, the application can fetch data when necessary instead of reading all SAMPLE register output. The ACC register holds the relative movement of the external mechanical device from the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event is generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause an ACC overflow or underflow will be discarded, but any samples that do not cause the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.

The ACC register can be separately cleared by the RDCLRACC and subsequently read using the ACCREAD registers.

The ACCDBL register can be separately cleared by the RDCLRDBL and subsequently read using the ACCDBLREAD registers.

The REPORTPER register allows automated capture of multiple samples before sending an event. When a non-null displacement is captured and accumulated, a REPORTRDY event is sent. When one or more double-displacements are captured and accumulated, a DBLRDY event is sent. The REPORTPER field in this register determines how many samples must be accumulated before the contents are evaluated and a REPORTRDY or DBLRDY event is sent.

Using the RDCLRACC task (manually sent upon receiving the event, or using the DBLRDY_RDCLRACC shortcut), ACCREAD can then be read.

When a double transition has been captured and accumulated, a DBLRDY event is sent. Using the RDCLRDBL task (manually sent upon receiving the event, or using the DBLRDY_RDCLRDBL shortcut), ACCDBLREAD can then be read.

6.10.5 Output/input pins

The QDEC uses a three-pin interface to the off-chip quadrature encoder.

These pins are acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers used for the QDEC are selected using the PSEL.n registers.

6.10.6 Pin configuration

The Phase A, Phase B, and LED signals are mapped to physical pins according to the configuration specified in the PSEL.A, PSEL.B, and PSEL.LED registers respectively.

If the CONNECT field value 'Disconnected' is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSEL.A, PSEL.B, and PSEL.LED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 126 before enabling the QDEC. This configuration must be retained in the GPIO for the selected I/Os as long as the QDEC is enabled.



Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

QDEC signal	QDEC pin	Direction	Output value	Comment
Phase A	As specified in PSEL.A	Input	Not applicable	
Phase B	As specified in PSEL.B	Input	Not applicable	
LED	As specified in PSEL.LED	Input	Not applicable	

Table 47: GPIO configuration before enabling peripheral

6.10.7 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40012000	QDEC	QDEC	Quadrature decoder		

Table 48: Instances

Register	Offset	Description
TASKS_START	0x000	Task starting the quadrature decoder
TASKS_STOP	0x004	Task stopping the quadrature decoder
TASKS_READCLRACC	0x008	Read and clear ACC and ACCDBL
TASKS_RDCLRACC	0x00C	Read and clear ACC
TASKS_RDCLRDBL	0x010	Read and clear ACCDBL
EVENTS_SAMPLERDY	0x100	Event being generated for every new sample value written to the SAMPLE register
EVENTS_REPORTRDY	0x104	Non-null report ready
EVENTS_ACCOF	0x108	ACC or ACCDBL register overflow
EVENTS_DBLRDY	0x10C	Double displacement(s) detected
EVENTS_STOPPED	0x110	QDEC has been stopped
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable the quadrature decoder
LEDPOL	0x504	LED output pin polarity
SAMPLEPER	0x508	Sample period
SAMPLE	0x50C	Motion sample value
REPORTPER	0x510	Number of samples to be taken before REPORTRDY and DBLRDY events can be generated
ACC	0x514	Register accumulating the valid transitions
ACCREAD	0x518	Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task
PSEL.LED	0x51C	Pin select for LED signal
PSEL.A	0x520	Pin select for A signal
PSEL.B	0x524	Pin select for B signal
DBFEN	0x528	Enable input debounce filters
LEDPRE	0x540	Time period the LED is switched ON prior to sampling
ACCDBL	0x544	Register accumulating the number of detected double transitions
ACCDBLREAD	0x548	Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task

Table 49: Register overview


6.10.7.1 TASKS_START

Address offset: 0x000

Task starting the quadrature decoder




When started, the SAMPLE register will be continuously updated at the rate given in the SAMPLEPER register.



6.10.7.2 TASKS STOP

Address offset: 0x004

Task stopping the quadrature decoder




6.10.7.3 TASKS READCLRACC

Address offset: 0x008

Read and clear ACC and ACCDBL

Task transferring the content of ACC to ACCREAD and the content of ACCDBL to ACCDBLREAD, and then clearing the ACC and ACCDBL registers. These read-and-clear operations will be done atomically.



6.10.7.4 TASKS_RDCLRACC

Address offset: 0x00C

Read and clear ACC

Task transferring the content of ACC to ACCREAD, and then clearing the ACC register. This read-and-clear operation will be done atomically.




Bit r	umber	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Rese	t 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Description
Α	W TASKS_RDCLRACC		Read and clear ACC
			Task transferring the content of ACC to ACCREAD, and then
			clearing the ACC register. This read-and-clear operation will
			be done atomically.

6.10.7.5 TASKS RDCLRDBL

Address offset: 0x010

Read and clear ACCDBL


Task transferring the content of ACCDBL to ACCDBLREAD, and then clearing the ACCDBL register. This readand-clear operation will be done atomically.



6.10.7.6 EVENTS SAMPLERDY

Address offset: 0x100

Event being generated for every new sample value written to the SAMPLE register



6.10.7.7 EVENTS_REPORTRDY

Address offset: 0x104 Non-null report ready

Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register).




Bit nu	mber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Reset	0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_REPORTRDY			Non-null report ready
				Event generated when REPORTPER number of samples has
				been accumulated in the ACC register and the content of
				the ACC register is not equal to 0. (Thus, this event is only
				generated if a motion is detected since the previous clearing
				of the ACC register).
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.10.7.8 EVENTS_ACCOF

Address offset: 0x108

ACC or ACCDBL register overflow




6.10.7.9 EVENTS DBLRDY

Address offset: 0x10C

Double displacement(s) detected

Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register).



6.10.7.10 EVENTS STOPPED

Address offset: 0x110 QDEC has been stopped



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_STOPPED			QDEC has been stopped
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.10.7.11 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit no	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				G F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW REPORTRDY_READCLR	ACC		Shortcut between event REPORTRDY and task READCLRACC
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW SAMPLERDY_STOP			Shortcut between event SAMPLERDY and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
С	RW REPORTRDY_RDCLRAC	С		Shortcut between event REPORTRDY and task RDCLRACC
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
D	RW REPORTRDY_STOP			Shortcut between event REPORTRDY and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
E	RW DBLRDY_RDCLRDBL			Shortcut between event DBLRDY and task RDCLRDBL
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
F	RW DBLRDY_STOP			Shortcut between event DBLRDY and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
G	RW SAMPLERDY_READCLR	ACC		Shortcut between event SAMPLERDY and task READCLRACC
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

6.10.7.12 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31	30 2	9 2	8 27	26	25	24	23	22	21	20	19	18 :	L7 1	16 :	15 1	14 1	L3 1	2 1	l 10	9	8	7	6	5	4	3 2	1	0
ID																												E I	0 0	В	Α
Rese	et 0x00000000		0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
ID																															
Α	RW SAMPLERDY									Wr	rite	'1'	to e	ena	ble	int	err	upt	for	ev	ent	SAM	IPLE	RD	Y						
		Set	1							En	abl	e																			
		Disabled	0							Re	ad:	Dis	abl	ed																	





3it n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
D				E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	000000000000000000000000000000000000000
D				
3	RW REPORTRDY			Write '1' to enable interrupt for event REPORTRDY
				Event generated when REPORTPER number of samples has
				been accumulated in the ACC register and the content of
				the ACC register is not equal to 0. (Thus, this event is only
				generated if a motion is detected since the previous clearing
				of the ACC register).
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
2	RW ACCOF			Write '1' to enable interrupt for event ACCOF
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
)	RW DBLRDY			Write '1' to enable interrupt for event DBLRDY
				Event generated when REPORTPER number of samples has
				been accumulated and the content of the ACCDBL register
				is not equal to 0. (Thus, this event is only generated if a
				double transition is detected since the previous clearing of
				the ACCDBL register).
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Ε	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.10.7.13 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW SAMPLERDY			Write '1' to disable interrupt for event SAMPLERDY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW REPORTRDY			Write '1' to disable interrupt for event REPORTRDY
				Event generated when REPORTPER number of samples has
				been accumulated in the ACC register and the content of
				the ACC register is not equal to 0. (Thus, this event is only
				generated if a motion is detected since the previous clearing
				of the ACC register).
		Clear	1	Disable
		Disabled	0	Read: Disabled



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
		Enabled	1	Read: Enabled
С	RW ACCOF			Write '1' to disable interrupt for event ACCOF
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW DBLRDY			Write '1' to disable interrupt for event DBLRDY
				Event generated when REPORTPER number of samples has
				been accumulated and the content of the ACCDBL register
				is not equal to 0. (Thus, this event is only generated if a
				double transition is detected since the previous clearing of
				the ACCDBL register).
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Ε	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.10.7.14 ENABLE

Address offset: 0x500

Enable the quadrature decoder

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW ENABLE			Enable or disable the quadrature decoder
			When enabled the decoder pins will be active. When
			disabled the quadrature decoder pins are not active and can
			be used as GPIO .
	Disabled	0	Disable
	Enabled	1	Enable

6.10.7.15 LEDPOL

Address offset: 0x504 LED output pin polarity

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		
A RW LEDPOL		LED output pin polarity
ActiveLow	0	Led active on output pin low
ActiveHigh	1	Led active on output pin high






6.10.7.16 SAMPLEPER


Address offset: 0x508

Sample period



6.10.7.17 SAMPLE

Address offset: 0x50C Motion sample value



6.10.7.18 REPORTPER

Address offset: 0x510

Number of samples to be taken before REPORTRDY and DBLRDY events can be generated



Dit according		21 20 20 3	20.27	, , , ,	E 24		22.21	1 20	10 1	0.1	710	1.	14.	121	2 11	10	0	0 -	, ,	_	4	2 2	. 1	0
Bit number		31 30 29 2	28 27	26.2	5 24	23.	22 21	1 20	19 1	18.1	/ 16	15	14 .	13 1	2 11	10	9	8 ,	6	5				_
ID																						Α Δ	A	A
Reset 0x00000000		0 0 0	0 0	0 (0 0	0	0 0	0	0	0 0	0	0	0	0 (0	0	0	0 (0	0	0	0 0	0	0
ID Acce Field																								
A RW REPORTPER						Spe	ecifies	s the	e nu	mbe	er of	sar	nple	es to	be	accı	ımu	llate	d in	the	9			
						ACC	C regi	ister	bef	ore	the	REP	OR	TRD	Y an	d DE	3LRI	DY e	ven	ts c	an			
						be	gene	rate	d.															
						The	e repo	ort p	eric	od in	ı [µs] is	give	en as	s: RP	US =	= SP	* R	P W	/her	e			
						RPU	US is	the	repo	ort p	eric	d ir	n [μs	s/re	port], SP	is t	he s	am	ple				
						per	riod ir	n [μ	s/saı	mpl	e] sp	oeci	fied	in S	MA	PLEF	PER,	and	d RP	is t	he			
						rep	ort p	erio	d in	[saı	mple	es/r	еро	rt] s	peci	ified	in I	REP	ORT	PER				
	10Smpl	0				10	samp	oles/	repo	ort														
	40Smpl	1				40	samp	oles/	repo	ort														
	80Smpl	2				80	samp	oles/	repo	ort														
	120Smpl	3				120	0 sam	ples	/rep	oort														
	160Smpl	4				160	0 sam	ples	/rep	oort														
	200Smpl	5				200	0 sam	ples	/rep	oort														
	240Smpl	6				240	0 sam	ples	/rep	oort														
	280Smpl	7				280	0 sam	ples	/rep	oort														
	1Smpl	8				1 sa	ample	e/re	port	t														

6.10.7.19 ACC

Address offset: 0x514

Register accumulating the valid transitions

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field	Value Description
A R ACC	[-10241023] Register accumulating all valid samples (not double
	transition) read from the SAMPLE register.
	Double transitions (SAMPLE = 2) will not be accumulated
	in this register. The value is a 32 bit 2's complement value.
	If a sample that would cause this register to overflow or
	underflow is received, the sample will be ignored and
	an overflow event (ACCOF) will be generated. The ACC
	register is cleared by triggering the READCLRACC or the
	RDCLRACC task.

6.10.7.20 ACCREAD

Address offset: 0x518

Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task

Bit number		31 3	29	9 28	27	26	25 2	24 :	23 2	2 2	1 20	19	18 1	17 1	.6 1	5 1	4 13	12	11	10	9	8 7	7 (5 5	4	3	2	1 0
ID		A A	A	Α	Α	Α	Α	Α	A	4 Α	A A	Α	Α	A ,	Δ /	\ A	A	Α	Α	Α.	Α.	A A	\ <i>A</i>	Α Α	. A	Α	Α	A A
Reset 0x00000000		0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 () (0	0	0	0	0	0 0) (0 0	0	0	0	0 0
ID Acce Field																												
A R ACCREA	D	[-102	24	102	3]			:	Sna	psh	ot o	f th	e AC	C r	egis	ter.												

The ACCREAD register is updated when the READCLRACC or RDCLRACC task is triggered. $\label{eq:RDCLRACC} % \begin{center} \be$





6.10.7.21 PSEL.LED

Address offset: 0x51C

Pin select for LED signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ААААА
Rese	t OxFFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.10.7.22 PSEL.A

Address offset: 0x520 Pin select for A signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.10.7.23 PSEL.B

Address offset: 0x524 Pin select for B signal


Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.10.7.24 DBFEN

Address offset: 0x528

Enable input debounce filters






6.10.7.25 LEDPRE

Address offset: 0x540

Time period the LED is switched ON prior to sampling



6.10.7.26 ACCDBL

Address offset: 0x544


Register accumulating the number of detected double transitions

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	АААА
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID	Value Description
A R ACCDBL	[015] Register accumulating the number of detected double or
	illegal transitions. (SAMPLE = 2).
	When this register has reached its maximum value, the
	accumulation of double/illegal transitions will stop. An
	overflow event (ACCOF) will be generated if any double
	or illegal transitions are detected after the maximum
	value was reached. This field is cleared by triggering the
	READCLRACC or RDCLRDBL task.

6.10.7.27 ACCDBLREAD

Address offset: 0x548

Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task







6.10.8 Electrical specification

6.10.8.1 QDEC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{SAMPLE}	Time between sampling signals from quadrature decoder	128		131072	μs
t _{LED}	Time from LED is turned on to signals are sampled	0		511	μs

6.11 RADIO — 2.4 GHz radio

The 2.4 GHz radio transceiver is compatible with multiple radio standards such as 1 Mbps and 2 Mbps Bluetooth[®] Low Energy modes, as well as Nordic's proprietary 1 Mbps and 2 Mbps modes.

Listed here are main features for the RADIO:

- Multidomain 2.4 GHz radio transceiver
 - 1 Mbps and 2 Mbps Bluetooth® Low Energy modes
 - 1 Mbps and 2 Mbps Nordic proprietary modes
- Best in class link budget and low power operation
- Efficient data interface with EasyDMA support
- · Automatic address filtering and pattern matching

EasyDMA, in combination with an automated packet assembler, packet disassembler, automated CRC generator and CRC checker, makes it easy to configure and use the RADIO. See the following figure for details.




Figure 37: RADIO block diagram

The RADIO includes a device address match unit and an interframe spacing control unit that can be utilized to simplify address whitelisting and interframe spacing respectively in *Bluetooth*[®] low energy and similar applications.

The RADIO also includes a received signal strength indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits are sent or received by the RADIO.

6.11.1 Packet configuration

A RADIO packet contains the fields PREAMBLE, ADDRESS, SO, LENGTH, S1, PAYLOAD, and CRC.

NORDIC

The content of a RADIO packet is illustrated in the figure below. The RADIO sends the fields in the packet according to the order illustrated in the figure, starting on the left.



Figure 38: On-air packet layout

Not shown in the figure is the static payload add-on (the length of which is defined in PCNF1.STATLEN, and which is 0 bytes in a standard BLE packet). The static payload add-on is sent between PAYLOAD and CRC fields. The RADIO sends the different fields in the packet in the order they are illustrated above, from left to right.

PREAMBLE is sent with least significant bit first on air. The size of the PREAMBLE depends on the mode selected in the MODE register:

- The PREAMBLE is one byte for MODE = Ble_1Mbit as well as all Nordic proprietary operating modes (MODE = Nrf_1Mbit and MODE = Nrf_2Mbit), and PCNFO.PLEN has to be set accordingly. If the first bit of the ADDRESS is 0, the preamble will be set to 0xAA. Otherwise the PREAMBLE will be set to 0x55.
- For MODE = Ble_2Mbit, the PREAMBLE must be set to 2 bytes through PCNF0.PLEN. If the first bit of the ADDRESS is 0, the preamble will be set to 0xAAAA. Otherwise the PREAMBLE will be set to 0x5555.

Radio packets are stored in memory inside instances of a RADIO packet data structure as illustrated below. The PREAMBLE, ADDRESS and CRC fields are omitted in this data structure. Fields SO, LENGTH, and S1 are optional.




Figure 39: Representation of a RADIO packet in RAM

The byte ordering on air is always least significant byte first for the ADDRESS and PAYLOAD fields, and most significant byte first for the CRC field. The ADDRESS fields are always transmitted and received least significant bit first. The CRC field is always transmitted and received most significant bit first. The endianness, i.e. the order in which the bits are sent and received, of the SO, LENGTH, S1, and PAYLOAD fields can be configured via PCNF1.ENDIAN.

The sizes of the SO, LENGTH, and S1 fields can be individually configured via SOLEN, LFLEN, and S1LEN in PCNFO respectively. If any of these fields are configured to be less than 8 bits, the least significant bits of the fields are used.

If SO, LENGTH, or S1 are specified with zero length, their fields will be omitted in memory. Otherwise each field will be represented as a separate byte, regardless of the number of bits in their on-air counterpart.

Independent of the configuration of PCNF1.MAXLEN, the combined length of S0, LENGTH, S1, and PAYLOAD cannot exceed 258 bytes.

6.11.2 Address configuration

The on-air radio ADDRESS field is composed of two parts, the base address field and the address prefix field.

The size of the base address field is configurable via PCNF1.BALEN. The base address is truncated from the least significant byte if the PCNF1.BALEN is less than 4. See Definition of logical addresses on page 139.



The on-air addresses are defined in the BASEO/BASE1 and PREFIXO/PREFIX1 registers. It is only when writing these registers that the user must relate to the actual on-air addresses. For other radio address registers, such as the TXADDRESS, RXADDRESSES, and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on-air radio addresses and the logical addresses is described in the following table.

Logical address	Base address	Prefix byte
0	BASE0	PREFIXO.APO
1	BASE1	PREFIXO.AP1
2	BASE1	PREFIXO.AP2
3	BASE1	PREFIXO.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

Table 50: Definition of logical addresses

6.11.3 Data whitening

The RADIO is able to do packet whitening and de-whitening, enabled in PCNF1.WHITEEN. When enabled, whitening and de-whitening will be handled by the RADIO automatically as packets are sent and received.

The whitening word is generated using polynomial $g(D) = D^7 + D^4 + 1$, which then is XORed with the data packet that is to be whitened, or de-whitened. The linear feedback shift register is initialized via DATAWHITEIV. See the following figure.




Figure 40: Data whitening and de-whitening

Whitening and de-whitening will be performed over the whole packet except for the preamble and the address fields.

6.11.4 CRC

The CRC generator in RADIO calculates the CRC over the whole packet excluding the preamble. If desirable, the address field can be excluded from the CRC calculation as well.

See CRCCNF register for more information.

The CRC polynomial is configurable as illustrated in the following figure, where bit 0 in the CRCPOLY register corresponds to X^0 and bit 1 corresponds to X^1 etc. See CRCPOLY on page 164 for more information.






Figure 41: CRC generation of an n bit CRC

The figure shows that the CRC is calculated by feeding the packet serially through the CRC generator. Before the packet is clocked through the CRC generator, the CRC generator's latches b_0 through b_n will be initialized with a predefined value specified in the CRCINIT register. After the whole packet has been clocked through the CRC generator, b_0 through b_n will hold the resulting CRC. This value will be used by the RADIO during both transmission and reception. Latches b_0 through b_n are not available to be read by the CPU at any time. However, a received CRC can be read by the CPU via the RXCRC register.

The length (n) of the CRC is configurable, see CRCCNF for more information.

Once the entire packet, including the CRC, has been received and no errors were detected, RADIO generates a CRCOK event. If CRC errors were detected, a CRCERROR event is generated.

The status of the CRC check can be read from the CRCSTATUS register after a packet has been received.

6.11.5 Radio states

Tasks and events are used to control the operating state of RADIO.

RADIO can enter the states described in the following table.

State	Description
DISABLED	No operations are going on inside the RADIO and the power consumption is at a minimum
RXRU	RADIO is ramping up and preparing for reception
RXIDLE	RADIO is ready for reception to start
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitored
TXRU	RADIO is ramping up and preparing for transmission
TXIDLE	RADIO is ready for transmission to start
TX	RADIO is transmitting a packet
RXDISABLE	RADIO is disabling the receiver
TXDISABLE	RADIO is disabling the transmitter

Table 51: RADIO state diagram

A state diagram showing an overview of RADIO is shown in the following figure.






Figure 42: Radio states

This figure shows how the tasks and events relate to the RADIO's operation. The RADIO does not prevent a task from being triggered from the wrong state. If a task is triggered from the wrong state, for example if the RXEN task is triggered from the RXDISABLE state, this may lead to incorrect behavior. The PAYLOAD event is always generated even if the payload is zero.

6.11.6 Transmit sequence

Before the RADIO is able to transmit a packet, it must first ramp-up in TX mode. See TXRU in Radio states on page 141 and Transmit sequence on page 141. A TXRU ramp-up sequence is initiated when the TXEN task is triggered. After the RADIO has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiated. A packet transmission is initiated by triggering the START task. The START task can first be triggered after the RADIO has entered into the TXIDLE state.

The following figure illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in Transmit sequence on page 141 the RADIO will by default transmit 1s between READY and START, and between END and DISABLED. What is transmitted can be programmed through the DTX field in the MODECNFO register.




Figure 43: Transmit sequence



The following figure shows a slightly modified version of the transmit sequence where RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.




Figure 44: Transmit sequence using shortcuts to avoid delays

RADIO is able to send multiple packets one after the other without having to disable and re-enable the RADIO between packets, as illustrated in the following figure.




Figure 45: Transmission of multiple packets

6.11.7 Receive sequence

Before RADIO is able to receive a packet, it must first ramp up in RX mode. See RXRU in Radio states on page 141 and Receive sequence on page 143 for more information.

An RXRU ramp up sequence is initiated when the RXEN task is triggered. After RADIO has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in Radio states on page 141, the START task can first be triggered after RADIO has entered into the RXIDLE state.

The following figure shows a single packet reception where the CPU manually triggers the different tasks needed to control the flow of RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. RADIO will be listening and possibly receiving undefined data, represented with an 'X', from START and until a packet with valid preamble (P) is received.






Figure 46: Receive sequence

The following figure shows a modified version of the receive sequence, where RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.




Figure 47: Receive sequence using shortcuts to avoid delays

RADIO is able to receive consecutive packets without having to disable and re-enable RADIO between packets, as illustrated in the following figure.




Figure 48: Reception of multiple packets



6.11.8 Received signal strength indicator (RSSI)

RADIO implements a mechanism for measuring the power in the received signal. This feature is called received signal strength indicator (RSSI).

The RSSI is measured continuously and the value filtered using a single-pole IIR filter. After a signal level change, the RSSI will settle after approximately RSSI_{SETTLE}.

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by RSSI_{PERIOD}. The RSSISAMPLE will hold the filtered received signal strength after this sample period.

For the RSSI sample to be valid, the RADIO has to be enabled in receive mode (RXEN task) and the reception has to be started (READY event followed by START task).

6.11.9 Interframe spacing (IFS)

Interframe spacing (IFS) is defined as the time, in microseconds, between two consecutive packets, starting from when the end of the last bit of the previous packet is received, to the beginning of the first bit of the subsequent packet that is transmitted. The RADIO is able to enforce this interval, as specified in the TIFS register, as long as the TIFS is not specified to be shorter than the RADIO's turnaround time, i.e. the time needed to switch off the receiver, and then switch the transmitter back on. The TIFS register can be written any time before the last bit on air is received.

This timing is illustrated in the figure below.




Figure 49: IFS timing detail

The TIFS duration starts after the last bit on air (just before the END event), and elapses with first bit being transmitted on air (just after READY event).

TIFS is only enforced if the shortcuts END to DISABLE and DISABLED to TXEN or END to DISABLE and DISABLED to RXEN are enabled.

TIFS is qualified for use in 1 Mbps and 2 Mbps *Bluetooth*[®] Low Energy modes, using the default ramp-up mode.

SHORTS and TIFS registers are not double-buffered, and can be updated at any point before the last bit on air is received. The MODE register is double-buffered and sampled at the TXEN or RXEN task.

NORDIC

6.11.10 Device address match

The device address match feature is tailored for address whitelisting in *Bluetooth*[®] low energy and similar implementations.

This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and when the RADIO is configured for little endian, see PCNF1.ENDIAN.

The device address match unit assumes that the first 48 bits of the payload are the device address and that bit number 6 in S0 is the TxAdd bit. See the *Bluetooth*[®] Core Specification for more information about device addresses, TxAdd, and whitelisting.

The RADIO is able to listen for eight different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.

6.11.11 Bit counter

The RADIO implements a simple counter that can be configured to generate an event after a specific number of bits have been transmitted or received.

By using shortcuts, this counter can be started from different events generated by the RADIO and count relative to these.

The bit counter is started by triggering the BCSTART task, and stopped by triggering the BCSTOP task. A BCMATCH event will be generated when the bit counter has counted the number of bits specified in the BCC register. The bit counter will continue to count bits until the DISABLED event is generated or until the BCSTOP task is triggered. After a BCMATCH event, the CPU can reconfigure the BCC value for new BCMATCH events within the same packet.

The bit counter can only be started after the RADIO has received the ADDRESS event.

The bit counter will stop and reset on either the BCSTOP, STOP, or DISABLE task, or the END event.

The following figure shows how the bit counter can be used to generate a BCMATCH event in the beginning of the packet payload, and again generate a second BCMATCH event after sending 2 bytes (16 bits) of the payload.




Figure 50: Bit counter example



6.11.12 EasyDMA

The RADIO uses EasyDMA to read and write packets to RAM without CPU involvement.

As illustrated in RADIO block diagram on page 137, the RADIO's EasyDMA utilizes the same PACKETPTR for receiving and transmitting packets. This pointer should be reconfigured by the CPU each time before RADIO is started by the START task. The PACKETPTR register is double-buffered, meaning that it can be updated and prepared for the next transmission.

The END event indicates that the last bit has been processed by the RADIO. The DISABLED event is issued to acknowledge that a DISABLE task is done.

The structure of a packet is described in detail in Packet configuration on page 137. The data that is stored in Data RAM and transported by EasyDMA consists of the following fields:

- S0
- LENGTH
- \$1
- PAYLOAD

In addition, a static add-on is sent immediately after the payload.

The size of each of the above fields in the frame is configurable (see Packet configuration on page 137), and the space occupied in RAM depends on these settings. The size of the field can be zero, as long as the resulting frame complies with the chosen RF protocol.

All fields are extended in size to align with a byte boundary in RAM. For instance, a 3-bit long field on air will occupy 1 byte in RAM while a 9-bit long field will be extended to 2 bytes.

The packet's elements can be configured as follows:

- S0 is configured through the PCNF0.S0LEN field
- LENGTH is configured through the PCNFO.LFLEN field
- S1 is configured through the PCNF0.S1LEN field
- Payload size is configured through the value in RAM corresponding to the LENGTH field
- Static add-on size is configured through the PCNF1.STATLEN field

The PCNF1.MAXLEN field configures the maximum packet payload plus add-on size in number of bytes that can be transmitted or received by the RADIO. This feature can be used to ensure that the RADIO does not overwrite, or read beyond, the RAM assigned to the packet payload. This means that if the LENGTH field of the packet payload exceedes PCNF1.STATLEN, and the LENGTH field in the packet specifies a packet larger than configured in PCNF1.MAXLEN, the payload will be truncated to the length specified in PCNF1.MAXLEN.

Note: The PCNF1.MAXLEN field includes the payload and the add-on, but excludes the size occupied by the SO, LENGTH, and S1 fields. This has to be taken into account when allocating RAM.

If the payload and add-on length is specified larger than PCNF1.MAXLEN, the RADIO will still transmit or receive in the same way as before, except the payload is now truncated to PCNF1.MAXLEN. The packet's LENGTH field will not be altered when the payload is truncated. The RADIO will calculate CRC as if the packet length is equal to PCNF1.MAXLEN.

Note: If PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 15 for more information about the different memory regions.

The END event indicates that the last bit has been processed by the RADIO. The DISABLED event is issued to acknowledge that an DISABLE task is done.



6.11.13 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40001000	RADIO	RADIO	2.4 GHz radio	

Table 52: Instances

Register	Offset	Description
	0x000	Enable RADIO in TX mode
TASKS_TXEN		
TASKS_RXEN	0x004	Enable RADIO in RX mode
TASKS_START	0x008	Start RADIO
TASKS_STOP	0x00C	Stop RADIO
TASKS_DISABLE	0x010	Disable RADIO
TASKS_RSSISTART	0x014	Start the RSSI and take one single sample of the receive signal strength
TASKS_RSSISTOP	0x018	Stop the RSSI measurement
TASKS_BCSTART	0x01C	Start the bit counter
TASKS_BCSTOP	0x020	Stop the bit counter
EVENTS_READY	0x100	RADIO has ramped up and is ready to be started
EVENTS_ADDRESS	0x104	Address sent or received
EVENTS_PAYLOAD	0x108	Packet payload sent or received
EVENTS_END	0x10C	Packet sent or received
EVENTS_DISABLED	0x110	RADIO has been disabled
EVENTS_DEVMATCH	0x114	A device address match occurred on the last received packet
EVENTS_DEVMISS	0x118	No device address match occurred on the last received packet
EVENTS_RSSIEND	0x11C	Sampling of receive signal strength complete
EVENTS_BCMATCH	0x128	Bit counter reached bit count value
EVENTS_CRCOK	0x130	Packet received with CRC ok
EVENTS_CRCERROR	0x134	Packet received with CRC error
EVENTS_TXREADY	0x154	RADIO has ramped up and is ready to be started TX path
EVENTS_RXREADY	0x158	RADIO has ramped up and is ready to be started RX path
EVENTS_MHRMATCH	0x15C	MAC header match found
EVENTS_PHYEND	0x16C	Generated when last bit is sent on air, or received from air
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CRCSTATUS	0x400	CRC status
RXMATCH	0x408	Received address
RXCRC	0x40C	CRC field of previously received packet
DAI	0x410	Device address match index
PDUSTAT	0x414	Payload status
PACKETPTR	0x504	Packet pointer
FREQUENCY	0x508	Frequency
TXPOWER	0x50C	Output power
MODE	0x510	Data rate and modulation
PCNF0	0x514	Packet configuration register 0
PCNF1	0x518	Packet configuration register 1
BASE0	0x51C	Base address 0
BASE1	0x520	Base address 1
PREFIXO	0x524	Prefixes bytes for logical addresses 0-3
PREFIX1	0x528	Prefixes bytes for logical addresses 4-7
TXADDRESS	0x52C	Transmit address select
RXADDRESSES	0x530	Receive address select
CRCCNF	0x534	CRC configuration
CRECIVE	UX334	Che Conniguration



Register	Offset	Description	
CRCPOLY	0x538	CRC polynomial	
CRCINIT	0x53C	CRC initial value	
TIFS	0x544	Interframe spacing in μ s	
RSSISAMPLE	0x548	RSSI sample	
STATE	0x550	Current radio state	
DATAWHITEIV	0x554	Data whitening initial value	
BCC	0x560	Bit counter compare	
DAB[n]	0x600	Device address base segment n	
DAP[n]	0x620	Device address prefix n	
DACNF	0x640	Device address match configuration	
MODECNF0	0x650	Radio mode configuration register 0	
POWER	0xFFC	Peripheral power control	

Table 53: Register overview

6.11.13.1 TASKS_TXEN

Address offset: 0x000

Enable RADIO in TX mode

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_TXEN			Enable RADIO in TX mode
		Trigger	1	Trigger task

6.11.13.2 TASKS_RXEN

Address offset: 0x004
Enable RADIO in RX mode

6.11.13.3 TASKS_START

Trigger

Address offset: 0x008

Start RADIO


Bit r	number		31 30 29 28 27 2	26 25 24	23 22	21 20	19 18	3 17	16 1	5 14	13 :	12 1:	1 10	9 8	3 7	6	5	4	3	2 1	0
ID																					Α
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0	0	0 0	0	0 0	0	0	0	0	0	0 0	0
ID																					
Α	W TASKS_ST	TART			Start	RADIC)														
		Trigger	1		Trigge	er task	(



6.11.13.4 TASKS_STOP

Address offset: 0x00C


Stop RADIO



6.11.13.5 TASKS DISABLE

Address offset: 0x010

Disable RADIO



6.11.13.6 TASKS_RSSISTART

Address offset: 0x014


Start the RSSI and take one single sample of the receive signal strength

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_RSSISTART			Start the RSSI and take one single sample of the receive
				signal strength
		Trigger	1	Trigger task

6.11.13.7 TASKS_RSSISTOP

Address offset: 0x018

Stop the RSSI measurement







6.11.13.8 TASKS_BCSTART

Address offset: 0x01C Start the bit counter

Bit nu	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_BCSTART			Start the bit counter
		Trigger	1	Trigger task

6.11.13.9 TASKS_BCSTOP

Address offset: 0x020 Stop the bit counter

Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_BCSTOP			Stop the bit counter
		Trigger	1	Trigger task

6.11.13.10 EVENTS_READY


Address offset: 0x100

RADIO has ramped up and is ready to be started

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_READY			RADIO has ramped up and is ready to be started
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.11.13.11 EVENTS_ADDRESS

Address offset: 0x104
Address sent or received








6.11.13.12 EVENTS_PAYLOAD

Address offset: 0x108


Packet payload sent or received



6.11.13.13 EVENTS END


Address offset: 0x10C

Packet sent or received



6.11.13.14 EVENTS_DISABLED

Address offset: 0x110 RADIO has been disabled




6.11.13.15 EVENTS DEVMATCH

Address offset: 0x114

A device address match occurred on the last received packet






6.11.13.16 EVENTS DEVMISS

Address offset: 0x118

No device address match occurred on the last received packet




6.11.13.17 EVENTS RSSIEND

Address offset: 0x11C

Sampling of receive signal strength complete

A new RSSI sample is ready for readout from the RADIO.RSSISAMPLE register



6.11.13.18 EVENTS BCMATCH

Address offset: 0x128

Bit counter reached bit count value

Bit counter value is specified in the RADIO.BCC register



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_BCMATCH			Bit counter reached bit count value
				Bit counter value is specified in the RADIO.BCC register
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.11.13.19 EVENTS_CRCOK

Address offset: 0x130

Packet received with CRC ok

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_CRCOK			Packet received with CRC ok
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.11.13.20 EVENTS_CRCERROR

Address offset: 0x134

Packet received with CRC error

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_CRCERROR			Packet received with CRC error
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.11.13.21 EVENTS_TXREADY

Address offset: 0x154

RADIO has ramped up and is ready to be started TX path

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_TXREADY			RADIO has ramped up and is ready to be started TX path
		NotGenerated	0	Event not generated
		Generated	1	Event generated


6.11.13.22 EVENTS_RXREADY

Address offset: 0x158






RADIO has ramped up and is ready to be started RX path



6.11.13.23 EVENTS MHRMATCH

Address offset: 0x15C


MAC header match found



6.11.13.24 EVENTS_PHYEND

Address offset: 0x16C


Generated when last bit is sent on air, or received from air




6.11.13.25 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks







Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				UTSR H GFEDCBA
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
С	RW DISABLED_TXEN			Shortcut between event DISABLED and task TXEN
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
D	RW DISABLED_RXEN			Shortcut between event DISABLED and task RXEN
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
E	RW ADDRESS_RSSISTART			Shortcut between event ADDRESS and task RSSISTART
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
F	RW END_START			Shortcut between event END and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
G	RW ADDRESS_BCSTART			Shortcut between event ADDRESS and task BCSTART
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Н	RW DISABLED_RSSISTOP			Shortcut between event DISABLED and task RSSISTOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
R	RW TXREADY_START			Shortcut between event TXREADY and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
S	RW RXREADY_START			Shortcut between event RXREADY and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Т	RW PHYEND_DISABLE			Shortcut between event PHYEND and task DISABLE
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
U	RW PHYEND_START			Shortcut between event PHYEND and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

6.11.13.26 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	umber		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			Z	VUT LKI HGFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW READY			Write '1' to enable interrupt for event READY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ADDRESS			Write '1' to enable interrupt for event ADDRESS
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW PAYLOAD			Write '1' to enable interrupt for event PAYLOAD



Bit n	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID			Z	VUT LKI HGFEDCB
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW END			Write '1' to enable interrupt for event END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW DISABLED			Write '1' to enable interrupt for event DISABLED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW DEVMATCH			Write '1' to enable interrupt for event DEVMATCH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW DEVMISS			Write '1' to enable interrupt for event DEVMISS
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW RSSIEND			Write '1' to enable interrupt for event RSSIEND
				A new RSSI sample is ready for readout from the
		5 .		RADIO.RSSISAMPLE register
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW BCMATCH			Write '1' to enable interrupt for event BCMATCH
				Bit counter value is specified in the RADIO.BCC register
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW CRCOK			Write '1' to enable interrupt for event CRCOK
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW CRCERROR			Write '1' to enable interrupt for event CRCERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Т	RW TXREADY			Write '1' to enable interrupt for event TXREADY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
U	RW RXREADY			Write '1' to enable interrupt for event RXREADY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
٧	RW MHRMATCH			Write '1' to enable interrupt for event MHRMATCH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled




Bit number		31 30 29 28 2	7 26 25 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		Z	<u> </u>	VUT LKI HGFEDCBA
Reset 0x00000000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field				Description
Z RW PHYEND				Write '1' to enable interrupt for event PHYEND
	Set	1		Enable
	Disabled	0		Read: Disabled
	Enabled	1		Read: Enabled

6.11.13.27 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			Z	VUT LKI HGFEDCBA
	et 0x00000000			000000000000000000000000000000000000000
ID	Acce Field		Value	Description
A	RW READY	value 15	value	Write '1' to disable interrupt for event READY
A	KW READT	Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	DW ADDRESS	Ellableu	1	
В	RW ADDRESS	Class	1	Write '1' to disable interrupt for event ADDRESS Disable
		Clear	1	
		Disabled	0	Read: Disabled
	B	Enabled	1	Read: Enabled
С	RW PAYLOAD			Write '1' to disable interrupt for event PAYLOAD
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW END			Write '1' to disable interrupt for event END
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW DISABLED			Write '1' to disable interrupt for event DISABLED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW DEVMATCH			Write '1' to disable interrupt for event DEVMATCH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW DEVMISS			Write '1' to disable interrupt for event DEVMISS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW RSSIEND			Write '1' to disable interrupt for event RSSIEND
				A new RSSI sample is ready for readout from the
				RADIO.RSSISAMPLE register
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
		Litablea	_	nedd. Endoled





Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		Z	VUT LKI HGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
I RW BCMATCH			Write '1' to disable interrupt for event BCMATCH
			Bit counter value is specified in the RADIO.BCC register
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
K RW CRCOK			Write '1' to disable interrupt for event CRCOK
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
L RW CRCERROR			Write '1' to disable interrupt for event CRCERROR
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
T RW TXREADY			Write '1' to disable interrupt for event TXREADY
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
U RW RXREADY			Write '1' to disable interrupt for event RXREADY
	Clear	1	Disable
	Disabled	0	Read: Disabled
V DW MURAATOU	Enabled	1	Read: Enabled
V RW MHRMATCH	CI.		Write '1' to disable interrupt for event MHRMATCH
	Clear	1	Disable
	Disabled	0	Read: Disabled Read: Enabled
Z RW PHYEND	Enabled	1	
Z NW PRIEND	Clear	1	Write '1' to disable interrupt for event PHYEND Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Disabled Read: Enabled
	Ellapied	1	Redu: Eliduleu

6.11.13.28 CRCSTATUS

Address offset: 0x400

CRC status

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	R CRCSTATUS			CRC status of packet received
		CRCError	0	Packet received with CRC error
		CRCOk	1	Packet received with CRC ok


6.11.13.29 RXMATCH

Address offset: 0x408

Received address







Logical address of which previous packet was received

6.11.13.30 RXCRC

Address offset: 0x40C

CRC field of previously received packet

Α	R RXCRC			CRC field of previously received packet
ID	Acce Field	Value ID	Value	Description
Reset	0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit nu	mber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CRC field of previously received packet

6.11.13.31 DAI

Address offset: 0x410

Device address match index

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ААА
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field	
A R DAI	Device address match index
	Index (n) of device address, see DAB[n] and DAP[n], that got
	an address match

6.11.13.32 PDUSTAT

Address offset: 0x414

Payload status

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID		
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field		
A R PDUSTAT		Status on payload length vs. PCNF1.MAXLEN
	LessThan	0 Payload less than PCNF1.MAXLEN
	GreaterThan	1 Payload greater than PCNF1.MAXLEN

6.11.13.33 PACKETPTR

Address offset: 0x504

Packet pointer



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A RW PACKETPTR		Packet pointer
		Packet address to be used for the next transmission or reception. When transmitting, the packet pointed to by
		this address will be transmitted and when receiving, the
		received packet will be written to this address. This address
		is a byte aligned RAM address. See the memory chapter for
		details about which memories are avilable for EasyDMA.

6.11.13.34 FREQUENCY

Address offset: 0x508

Frequency

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				в ааааа
Rese	t 0x00000002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW FREQUENCY		[0100]	Radio channel frequency
				Frequency = 2400 + FREQUENCY (MHz)
В	RW MAP			Channel map selection
		Default	0	Channel map between 2400 MHZ 2500 MHz
				Frequency = 2400 + FREQUENCY (MHz)
		Low	1	Channel map between 2360 MHZ 2460 MHz
				Frequency = 2360 + FREQUENCY (MHz)

6.11.13.35 TXPOWER

Address offset: 0x50C

Output power

Bit num	ber		31 30 29 28 2	7 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A
Reset 0	x00000000		0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID A					Description
A R	W TXPOWER				RADIO output power
					Output power in number of dBm, i.e. if the value -20 is
					specified the output power will be set to -20 dBm.
		Pos4dBm	0x4		+4 dBm
		Pos3dBm	0x3		+3 dBm
		0dBm	0x0		0 dBm
		Neg4dBm	0xFC		-4 dBm
		Neg8dBm	0xF8		-8 dBm
		Neg12dBm	0xF4		-12 dBm
		Neg16dBm	0xF0		-16 dBm
		Neg20dBm	0xEC		-20 dBm
		Neg30dBm	0xE2		-40 dBm Deprecated
		Neg40dBm	0xD8		-40 dBm






6.11.13.36 MODE

Address offset: 0x510

Data rate and modulation



6.11.13.37 PCNF0

Address offset: 0x514

Packet configuration register 0

Bit n	umber		33	130	29	28	27	26	25	24	23 2	22 2	21 2	0 1	9 2	18	17	16	15	14	13	12 1	.1 1	.0 9) ;	3 7	6	5	4	3	2	1 0
ID								T	Н	Н			ı	=	E	E	Ε	Ε							(Α	A	А А
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0	0 () ו	0	0	0	0	0	0	0	0	0 (0) (0	0	0	0	0	0 (0 0
ID																																
Α	RW LFLEN										Len	gth	on	air	of	LE	NG	ТН	fie	ld	n n	uml	oer	of b	oits							
С	RW SOLEN										Len	gth	on	air	of	S0	fie	ld	n r	nun	nbe	r of	by	es								
E	RW S1LEN										Len	gth	on	air	of	S 1	fie	ld	n r	nun	nbe	r of	bit	S								
F	RW S1INCL										Incl	ude	or	ex	clu	de	S1	fie	d i	n R	AM											
		Automatic	0								Incl	ude	S1	fie	ld	in I	RA	M c	nly	/ if	S1L	EN	> 0									
		Include	1								Alw	ays	inc	luc	le S	S1 1	fiel	d ir	ı R	ΑM	inc	ере	end	ent	of	S1L	EN					
Н	RW PLEN										Len	gth	of	pre	an	nbl	e o	n a	ir. I	Dec	isic	n p	oin [.]	t: TA	١Sk	S_S	TAF	RT ta	ask			
		8bit	0								8-b	it pı	rea	mb	le																	
		16bit	1								16-	bit į	pre	am	ble	9																
1	RW CRCINC										Ind	icat	es i	f LE	ENG	GTI	l fi	eld	со	nta	ins	CRO	or	not	t							
		Exclude	0								LEN	IGT	H d	oes	s no	ot o	on	tai	n C	RC												
		Include	1								LEN	IGT	H ir	clu	ıde	s C	RC															

6.11.13.38 PCNF1

Address offset: 0x518

Packet configuration register 1



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			E D	C C C B B B B B B B A A A A A A A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW MAXLEN		[0255]	Maximum length of packet payload. If the packet payload is
				larger than MAXLEN, the radio will truncate the payload to
				MAXLEN.
В	RW STATLEN		[0255]	Static length in number of bytes
				The static length parameter is added to the total length
				of the payload when sending and receiving packets, e.g. if
				the static length is set to N the radio will receive or send N
				bytes more than what is defined in the LENGTH field of the
				packet.
С	RW BALEN		[24]	Base address length in number of bytes
				The address field is composed of the base address and the
				one byte long address prefix, e.g. set BALEN=2 to get a total
				address of 3 bytes.
D	RW ENDIAN			On-air endianness of packet, this applies to the SO, LENGTH,
				S1, and the PAYLOAD fields.
		Little	0	Least significant bit on air first
		Big	1	Most significant bit on air first
E	RW WHITEEN	0	-	Enable or disable packet whitening
-		Disabled	0	Disable
		Enabled	1	Enable
			=	

6.11.13.39 BASE0

Address offset: 0x51C

Base address 0

Bit n	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID		A A A A A A A A A A A A A A A A A A A	Α
Rese	t 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID			
Α	RW BASE0	Base address 0	

6.11.13.40 BASE1

Address offset: 0x520

Base address 1


Α	RW BASE1								Bas	se a	ddr	ess :	L															
ID																												
Rese	t 0x00000000	0	0 0	0	0	0	0	0	0	0	0 (0 0	0	0	0 (0	0	0	0 0	0	0	0	0	0	0	0 (0	0
ID		Α .	A A	A	Α	Α	Α	Α	Α	Α	Α /	4 A	Α	Α	A A	A A	Α	Α	A A	Α	Α	Α	Α	Α	Α	A A	A A	A
Bit n	umber	313	30 29	9 28	3 27	7 26	25	24	23	22	21 2	0 19	18	17	16 1	5 14	13	12 :	11 10	9	8	7	6	5	4	3 2	2 1	0

6.11.13.41 PREFIXO

Address offset: 0x524

Prefixes bytes for logical addresses 0-3

NORDIC*



6.11.13.42 PREFIX1

Address offset: 0x528

Prefixes bytes for logical addresses 4-7

Δ-D	RW AP[i] (i=47)									Ad	ldre	٥ςς	nr	efix	i																	
ID																																
Rese	et 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0
ID		D	D	D	D	D	D	D	D	С	С	С	С	С	С	С	С	В	В	В	В	В	В	В	В	Д	A A	Δ /	A A	Α	Α	Α
Bit n	umber	31	30	29	28	27	26	25	24	23	22	21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 !	5 4	1 3	2	1	0

6.11.13.43 TXADDRESS

Address offset: 0x52C
Transmit address select

Bit n	umber	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID			A A
Rese	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW TXADDRESS		Transmit address select

Logical address to be used when transmitting a packet

6.11.13.44 RXADDRESSES

Address offset: 0x530 Receive address select

Bit nu	mber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				H G F E D C B A
Reset	0x0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
A-H	RW ADDR[i] (i=07)			Enable or disable reception on logical address i.
		Disabled	0	Disable
		Enabled	1	Enable

6.11.13.45 CRCCNF

Address offset: 0x534 CRC configuration



Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			B B A A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW LEN		[13]	CRC length in number of bytes
	Disabled	0	CRC length is zero and CRC calculation is disabled
	One	1	CRC length is one byte and CRC calculation is enabled
	Two	2	CRC length is two bytes and CRC calculation is enabled
	Three	3	CRC length is three bytes and CRC calculation is enabled
B RW SKIPADDR			Include or exclude packet address field out of CRC
			calculation.
	Include	0	CRC calculation includes address field
	Skip	1	CRC calculation does not include address field. The CRC
			calculation will start at the first byte after the address.

6.11.13.46 CRCPOLY

Address offset: 0x538

CRC polynomial

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field	Value Description
A RW CRCPOLY	CRC polynomial
	Each term in the CRC polynomial is mapped to a bit in this
	register which index corresponds to the term's exponent.
	The least significant term/bit is hardwired internally to
	1, and bit number 0 of the register content is ignored by
	the hardware. The following example is for an 8 bit CRC
	polynomial: x8 + x7 + x3 + x2 + 1 = 1 1000 1101 .

6.11.13.47 CRCINIT

Address offset: 0x53C

CRC initial value


Bit n	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID		A A A A A A A A A A A A A A A A A A A	АА
Rese	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID			
Α	RW CRCINIT	CRC initial value	

Initial value for CRC calculation

6.11.13.48 TIFS

Address offset: 0x544 Interframe spacing in μs





6.11.13.49 RSSISAMPLE

Address offset: 0x548

RSSI sample

Bit n	umber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A
Rese	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	R RSSISAMPLE	[0127]	RSSI sample.
			RSSI sample result. The value of this register is read as a
			positive value while the actual received signal strength is a
			negative value. Actual received signal strength is therefore

as follows: received signal strength = -A dBm.

6.11.13.50 STATE

Address offset: 0x550 Current radio state

Bit number		21 20 20 20 27 21	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
		31 30 29 28 27 20	023242322212013101710131413121110 3 6 7 6 3 4 3 2 1 6
ID			A A A /
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A R STATE			Current radio state
	Disabled	0	RADIO is in the Disabled state
	RxRu	1	RADIO is in the RXRU state
	RxIdle	2	RADIO is in the RXIDLE state
	Rx	3	RADIO is in the RX state
	RxDisable	4	RADIO is in the RXDISABLED state
	TxRu	9	RADIO is in the TXRU state
	TxIdle	10	RADIO is in the TXIDLE state
	Tx	11	RADIO is in the TX state
	TxDisable	12	RADIO is in the TXDISABLED state

6.11.13.51 DATAWHITEIV

Address offset: 0x554

Data whitening initial value



Bit r	umber	31 30 2	9 28 2	7 26	25 24	23	22	21 2	20 1	19 1	8 17	7 16	5 15	14 :	13 1	2 11	. 10	9	8 7	7 6	5	4	3	2 1	1 0
ID																				Α	Α	Α	Α	A A	4 А
Res	t 0x00000040	0 0 0	0 0	0	0 0	0	0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0 () 1	0	0	0	0 (0 0
ID																									
Α	RW DATAWHITEIV					Dat	ta v	vhit	enii	ng i	nitia	al va	alue	. Bit	6 is	hai	dwi	red	to '	1', w	/riti	ng			
						'0'	to i	it ha	as n	o ef	fect	t, ar	nd it	wil	l alw	vays	be i	ead	ba	ck a	nd				
						use	ed b	oy tl	he c	devi	ce a	s '1	.'.												
						Bit	0 c	orre	espo	ond	s to	Po	sitio	n 6	of tl	he L	SFR,	Bit	1 to	Ро	sitic	n			
						5, 6	etc.																		

6.11.13.52 BCC

Address offset: 0x560 Bit counter compare

Δ	RW BCC	Bit co.	ounter compare
ID			
Res	et 0x00000000	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit r	number	31 30 29 28 27 26 25 24 23 22 2	2 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bit counter compare register

6.11.13.53 DAB[n] (n=0..7)

Address offset: $0x600 + (n \times 0x4)$ Device address base segment n

Α	RW DAB									De	vice	e ad	dre	ss b	ase	seg	me	nt r	1											
ID																														
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0	0
ID		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	4 <i>A</i>	A	Α	Α	Α	A	A A	Α Α	Α	Α	Α	Α	Α	Α	A A	4 A	Α
Bit nur	mber	33	L 30	29	28	27	26	25	24	23	22	21	20 1	9 1	8 17	' 16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	0

6.11.13.54 DAP[n] (n=0..7)

Address offset: $0x620 + (n \times 0x4)$

Device address prefix n

Bit n	umber	313	0 29	28 2	27 2	6 25	24	23	22 :	21 2	0 19	18	17 :	16 1	5 14	1 13	12	11	10	9	8 7	6	5	4	3	2	1 0
ID														I	Δ Δ	Α	Α	Α	Α.	Α	A A	. Δ	A	Α	Α .	A	АА
Rese	t 0x00000000	0 (0	0	0 0	0 0	0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0	0	0	0	0 0
ID																											
Α	RW DAP							De	vice	ado	ires	s pr	efix	n													

6.11.13.55 DACNF

Address offset: 0x640

Device address match configuration



Bit nu			313	0.20	2 20		7 20		- 24	22		2 -	11 1	20.	10.	10	17	10	1 -	1 4	12	117	11	10	^	0	7	_	_	4	2	2	1 1	ı
Bit nu	mber 		313	0 25	9 28	3 2 /	/ 26	25	5 24	- 23	5 2	2 2	212	20 .	19 .	18	1/	16	15	14	13	12	11	. 10	9	8		ь	5	4	3	2	1 '	
ID																			Р	0	N	M	L	K	J	1	Н	G	F	Ε	D	С	В	
Reset	0x00000000		0 (0 0	0	0	0	0	0	0	C	י	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ı
ID																																		ı
A-H	RW ENA[i] (i=07)									Er	nal	ole	or	dis	ab	le d	dev	ice	ac	ldre	ess	ma	itch	ning	us	ing	de	vice	ė					
										ac	lbb	res	s i																					
		Disabled	0							Di	isa	ble	ed																					
		Enabled	1							Er	nal	ole	d																					
I-P	RW TXADD[i] (i=07)									Tx	άΔα	hh	for	de	vic	e a	hhi	res	s i															

6.11.13.56 MODECNFO

Address offset: 0x650

Radio mode configuration register 0

Rit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	umber		31 30 23 20 27 20 23 2	C C A
	t 0x00000200		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
ID	Acce Field	Value ID	Value	Description
Α	RW RU			Radio ramp-up time
		Default	0	Default ramp-up time (tRXEN and tTXEN), compatible with
				firmware written for nRF51
		Fast	1	Fast ramp-up (tRXEN,FAST and tTXEN,FAST), see electrical
				specifications for more information
				When enabled, TIFS is not enforced by hardware and
				software needs to control when to turn on the Radio
С	RW DTX			Default TX value
				Specifies what the RADIO will transmit when it is not
				started, i.e. between:
				RADIO.EVENTS_READY and RADIO.TASKS_START
				RADIO.EVENTS_END and RADIO.TASKS_START
				RADIO.EVENTS_END and RADIO.EVENTS_DISABLED
		B1	0	Transmit '1'
		В0	1	Transmit '0'
		Center	2	Transmit center frequency
				When tuning the crystal for center frequency, the RADIO
				must be set in DTX = Center mode to be able to achieve the
				expected accuracy

6.11.13.57 POWER

Address offset: 0xFFC

Peripheral power control



Bit n	umber		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x0000001		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW POWER			Peripheral power control. The peripheral and its registers
				will be reset to its initial state by switching the peripheral
				off and then back on again.
		Disabled	0	Peripheral is powered off
		Enabled	1	Peripheral is powered on

6.11.14 Electrical specification

6.11.14.1 General radio characteristics

Symbol	Description	Min.	Тур.	Max.	Units
f _{OP}	Operating frequencies	2360		2500	MHz
f _{PLL,CH,SP}	PLL channel spacing		1		MHz
f _{DELTA,1M}	Frequency deviation @ 1 Mbps		±170		kHz
f _{DELTA,BLE,1M}	Frequency deviation @ BLE 1 Mbps		±250		kHz
f _{DELTA,2M}	Frequency deviation @ 2 Mbps		±320		kHz
f _{DELTA,BLE,2M}	Frequency deviation @ BLE 2 Mbps		±500		kHz
fsk _{BPS}	On-the-air data rate	1000		2000	kbps

6.11.14.2 Radio current consumption (transmitter)

Symbol	Description	Min.	Тур.	Max.	Units
I _{TX,PLUS4dBM,DCDC}	TX only run current (DC/DC, 3 V) P _{RF} = +4 dBm		7.0		mA
I _{TX,PLUS4dBM}	TX only run current P _{RF} = +4 dBm		15.4		mA
$I_{TX,0dBM,DCDC}$	TX only run current (DC/DC, 3 V) $P_{RF} = 0$ dBm		4.6		mA
I _{TX,0dBM}	TX only run current P _{RF} = 0 dBm		10.1		mA
I _{TX,MINUS4dBM,DCDC}	TX only run current DC/DC, 3 V P _{RF} = -4 dBm		3.6		mA
I _{TX,MINUS4dBM}	TX only run current P _{RF} = -4 dBm		7.8		mA
I _{TX,MINUS8dBM,DCDC}	TX only run current DC/DC, 3 V P _{RF} = -8 dBm		3.2		mA
I _{TX,MINUS8dBM}	TX only run current P _{RF} = -8 dBm		6.8		mA
$I_{TX,MINUS12dBM,DCDC}$	TX only run current DC/DC, 3 V P _{RF} = -12 dBm		2.9		mA
I _{TX,MINUS12dBM}	TX only run current P _{RF} = -12 dBm		6.2		mA
I _{TX,MINUS16dBM,DCDC}	TX only run current DC/DC, 3 V P _{RF} = -16 dBm		2.7		mA
I _{TX,MINUS16dBM}	TX only run current P _{RF} = -16 dBm		5.7		mA
$I_{TX,MINUS20dBM,DCDC}$	TX only run current DC/DC, 3 V P _{RF} = -20 dBm		2.5		mA
I _{TX,MINUS20dBM}	TX only run current P _{RF} = -20 dBm		5.4		mA
$I_{TX,MINUS40dBM,DCDC}$	TX only run current DC/DC, 3 V P _{RF} = -40 dBm		2.1		mA
I _{TX,MINUS40dBM}	TX only run current P _{RF} = -40 dBm		4.3		mA
I _{START,TX,DCDC}	TX start-up current DC/DC, 3 V, P _{RF} = 4 dBm				mA
I _{START,TX}	TX start-up current, P _{RF} = 4 dBm				mA



6.11.14.3 Radio current consumption (Receiver)

Symbol	Description	Min.	Тур.	Max.	Units
I _{RX,1M,DCDC}	RX only run current (DC/DC, 3 V) 1 Mbps/1 Mbps BLE		4.6		mA
I _{RX,1M}	RX only run current (LDO, 3 V) 1 Mbps/1 Mbps BLE		10.0		mA
I _{RX,2M,DCDC}	RX only run current (DC/DC, 3 V) 2 Mbps/2 Mbps BLE		5.2		mA
I _{RX,2M}	RX only run current (LDO, 3 V) 2 Mbps/2 Mbps BLE		11.2		mA
I _{START,RX,1M,DCDC}	RX start-up current (DC/DC, 3 V) 1 Mbps/1 Mbps BLE		3.5		mA
I _{START,RX,1M}	RX start-up current 1 Mbps/1 Mbps BLE		6.7		mA

6.11.14.4 Transmitter specification

Symbol	Description	Min.	Тур.	Max.	Units
P _{RF}	Maximum output power		4.0		dBm
P _{RFC}	RF power control range		24		dB
P _{RFCR}	RF power accuracy			±4	dB
P _{RF1,1}	1st Adjacent Channel Transmit Power 1 MHz (1 Mbps)		-25		dBc
P _{RF2,1}	2nd Adjacent Channel Transmit Power 2 MHz (1 Mbps)		-50		dBc
P _{RF1,2}	1st Adjacent Channel Transmit Power 2 MHz (2 Mbps)		-25		dBc
P _{RF2,2}	2nd Adjacent Channel Transmit Power 4 MHz (2 Mbps)		-50		dBc




Figure 51: Output power, 1 Mbps Bluetooth low energy mode, at maximum TXPOWER setting (typical values)






Figure 52: Output power, 1 Mbps Bluetooth low energy mode, at 0 dBm TXPOWER setting (typical values)

6.11.14.5 Receiver operation

Symbol	Description	Min.	Тур.	Max.	Units
P _{RX,MAX}	Maximum received signal strength at < 0.1% PER		0		dBm
P _{SENS,IT,1M}	Sensitivity, 1 Mbps nRF mode ideal transmitter ¹⁴		-94		dBm
P _{SENS,IT,2M}	Sensitivity, 2 Mbps nRF mode ideal transmitter ¹⁴		-91		dBm
P _{SENS,IT,SP,1M,BLE}	Sensitivity, 1 Mbps BLE ideal transmitter, packet length ≤ 37		-97		dBm
	bytes BER=1E-3 ¹⁵				
P _{SENS,IT,LP,1M,BLE}	Sensitivity, 1 Mbps BLE ideal transmitter, packet length ≥ 128		-96		dBm
	bytes BER=1E-4 ¹⁶				
P _{SENS,IT,SP,2M,BLE}	Sensitivity, 2 Mbps BLE ideal transmitter, packet length ≤ 37		-94		dBm
	bytes				



Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1...7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3 dB.

¹⁵ As defined in the *Bluetooth Core Specification v4.0 Volume 6: Core System Package (Low Energy Controller Volume).*

¹⁶ Equivalent BER limit < 10E-04.




Figure 53: Sensitivity, 1 Mbps Bluetooth low energy mode, Regulator = LDO (typical values)

6.11.14.6 RX selectivity

RX selectivity with equal modulation on interfering signal ¹⁷

Symbol	Description	Min.	Тур.	Max.	Units
C/I _{1M,co-channel}	1Mbps mode, co-channel interference		9		dB
C/I _{1M,-1MHz}	1 Mbps mode, Adjacent (-1 MHz) interference		-2		dB
C/I _{1M,+1MHz}	1 Mbps mode, Adjacent (+1 MHz) interference		-10		dB
C/I _{1M,-2MHz}	1 Mbps mode, Adjacent (-2 MHz) interference		-19		dB
C/I _{1M,+2MHz}	1 Mbps mode, Adjacent (+2 MHz) interference		-42		dB
C/I _{1M,-3MHz}	1 Mbps mode, Adjacent (-3 MHz) interference		-38		dB
C/I _{1M,+3MHz}	1 Mbps mode, Adjacent (+3 MHz) interference		-48		dB
C/I _{1M,±6MHz}	1 Mbps mode, Adjacent (≥6 MHz) interference		-50		dB
C/I _{1MBLE,co-channel}	1 Mbps BLE mode, co-channel interference		6		dB
C/I _{1MBLE,-1MHz}	1 Mbps BLE mode, Adjacent (-1 MHz) interference		-2		dB
C/I _{1MBLE,+1MHz}	1 Mbps BLE mode, Adjacent (+1 MHz) interference		-9		dB
C/I _{1MBLE,-2MHz}	1 Mbps BLE mode, Adjacent (-2 MHz) interference		-22		dB
C/I _{1MBLE,+2MHz}	1 Mbps BLE mode, Adjacent (+2 MHz) interference		-46		dB
C/I _{1MBLE,>3MHz}	1 Mbps BLE mode, Adjacent (≥3 MHz) interference		-50		dB
C/I _{1MBLE,image}	Image frequency interference		-22		dB
C/I _{1MBLE,image,1MHz}	Adjacent (1 MHz) interference to in-band image frequency		-35		dB
C/I _{2M,co-channel}	2 Mbps mode, co-channel interference		10		dB
C/I _{2M,-2MHz}	2 Mbps mode, Adjacent (-2 MHz) interference		6		dB
C/I _{2M,+2MHz}	2 Mbps mode, Adjacent (+2 MHz) interference		-14		dB
C/I _{2M,-4MHz}	2 Mbps mode, Adjacent (-4 MHz) interference		-20		dB
C/I _{2M,+4MHz}	2 Mbps mode, Adjacent (+4 MHz) interference		-44		dB

Desired signal level at PIN = -67 dBm. One interferer is used, having equal modulation as the desired signal. The input power of the interferer where the sensitivity equals BER = 0.1% is presented.



Symbol	Description	Min.	Тур.	Max.	Units
C/I _{2M,-6MHz}	2 Mbps mode, Adjacent (-6 MHz) interference		-42		dB
C/I _{2M,+6MHz}	2 Mbps mode, Adjacent (+6 MHz) interference		-47		dB
C/I _{2M,≥12MHz}	2 Mbps mode, Adjacent (≥12 MHz) interference		-52		dB
C/I _{2MBLE,co-channel}	2 Mbps BLE mode, co-channel interference		6		dB
C/I _{2MBLE,-2MHz}	2 Mbps BLE mode, Adjacent (-2 MHz) interference		-2		dB
C/I _{2MBLE,+2MHz}	2 Mbps BLE mode, Adjacent (+2 MHz) interference		-12		dB
C/I _{2MBLE,-4MHz}	2 Mbps BLE mode, Adjacent (-4 MHz) interference		-22		dB
C/I _{2MBLE,+4MHz}	2 Mbps BLE mode, Adjacent (+4 MHz) interference		-46		dB
C/I _{2MBLE,≥6MHz}	2 Mbps BLE mode, Adjacent (≥6 MHz) interference		-50		dB
C/I _{2MBLE,image}	Image frequency interference		-29		dB
C/I _{2MBLE,image, 2MHz}	Adjacent (2 MHz) interference to in-band image frequency		-44		dB

6.11.14.7 RX intermodulation

RX intermodulation. Desired signal level at PIN = -64 dBm. Two interferers with equal input power are used. The interferer closest in frequency is not modulated, the other interferer is modulated equal with the desired signal. The input power of the interferers where the sensitivity equals BER = 0.1% is presented.

Symbol	Description	Min.	Тур.	Max.	Units
P _{IMD,5TH,1M}	IMD performance, 1 Mbps, 5th offset channel, packet length		-33		dBm
	≤ 37 bytes				
P _{IMD,5TH,1M,BLE}	IMD performance, BLE 1 Mbps, 5th offset channel, packet		-30		dBm
	length ≤ 37 bytes				
P _{IMD,5TH,2M}	IMD performance, 2 Mbps, 5th offset channel, packet length		-33		dBm
	≤ 37 bytes				
P _{IMD,5TH,2M,BLE}	IMD performance, BLE 2 Mbps, 5th offset channel, packet		-31		dBm
	length ≤ 37 bytes				

6.11.14.8 Radio timing

Symbol	Description	Min.	Тур.	Max.	Units
t _{TXEN,BLE,1M}	Time between TXEN task and READY event after channel		140		μs
	FREQUENCY configured (1 Mbps BLE and 150 μs TIFS)				
t _{TXEN,FAST,BLE,1M}	Time between TXEN task and READY event after channel		40		μs
	FREQUENCY configured (1 Mbps BLE with fast ramp-up and				
	150 μs TIFS)				
t _{TXDIS,BLE,1M}	When in TX, delay between DISABLE task and DISABLED		6		μs
	event for MODE = Nrf_1Mbit and MODE = Ble_1Mbit				
t _{RXEN,BLE,1M}	Time between the RXEN task and READY event after channel		140		μs
	FREQUENCY configured (1 Mbps BLE)				
t _{RXEN,FAST,BLE,1M}	Time between the RXEN task and READY event after channel		40		μs
	FREQUENCY configured (1 Mbps BLE with fast ramp-up)				
t _{RXDIS,BLE,1M}	When in RX, delay between DISABLE task and DISABLED		0		μs
	event for MODE = Nrf_1Mbit and MODE = Ble_1Mbit				
t _{TXDIS,BLE,2M}	When in TX, delay between DISABLE task and DISABLED		4		μs
	event for MODE = Nrf_2Mbit and MODE = Ble_2Mbit				
t _{RXDIS,BLE,2M}	When in RX, delay between DISABLE task and DISABLED		0		μs
	event for MODE = Nrf_2Mbit and MODE = Ble_2Mbit				



6.11.14.9 Received signal strength indicator (RSSI) specifications

Symbol	Description	Min.	Тур.	Max.	Units
RSSI _{ACC}	RSSI accuracy ¹⁸		±2		dB
RSSI _{RESOLUTION}	RSSI resolution		1		dB
RSSI _{PERIOD}	RSSI sampling time from RSSI_START task		0.25		μs
RSSI _{SETTLE}	RSSI settling time after signal level change		15		μs

6.11.14.10 Jitter

Symbol	Description	Min.	Тур.	Max.	Units
t _{DISABLEDJITTER}	Jitter on DISABLED event relative to END event when		0.25		μs
	shortcut between END and DISABLE is enabled				
t _{READYJITTER}	Jitter on READY event relative to TXEN and RXEN task		0.25		μs

6.12 RNG — Random number generator

The Random number generator (RNG) generates true non-deterministic random numbers based on internal thermal noise that are suitable for cryptographic purposes. The RNG does not require a seed value.




Figure 54: Random number generator

The RNG is started by triggering the START task and stopped by triggering the STOP task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register. This means that after a VALRDY event is generated the CPU has the time until the next VALRDY event to read out the random number from the VALUE register before it is overwritten by a new random number.

6.12.1 Bias correction

A bias correction algorithm is employed on the internal bit stream to remove any bias toward '1' or '0'. The bits are then queued into an eight-bit register for parallel readout from the VALUE register.

It is possible to enable bias correction in the CONFIG register. This will result in slower value generation, but will ensure a statistically uniform distribution of the random values.

6.12.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next. This is especially true when bias correction is enabled.

173 NORDI

¹⁸ Valid range -90 to -20 dBm

6.12.3 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000D000	RNG	RNG	Random number generator	

Table 54: Instances


Register	Offset	Description
TASKS_START	0x000	Task starting the random number generator
TASKS_STOP	0x004	Task stopping the random number generator
EVENTS_VALRDY	0x100	Event being generated for every new random number written to the VALUE register
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG	0x504	Configuration register
VALUE	0x508	Output random number

Table 55: Register overview

6.12.3.1 TASKS_START

Address offset: 0x000


Task starting the random number generator



6.12.3.2 TASKS_STOP

Address offset: 0x004

Task stopping the random number generator



6.12.3.3 EVENTS_VALRDY

Address offset: 0x100

Event being generated for every new random number written to the VALUE register



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_VALRDY			Event being generated for every new random number
			written to the VALUE register
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.12.3.4 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW VALRDY_STOP			Shortcut between event VALRDY and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

6.12.3.5 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А	
Reset 0x00000000			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW VALRDY			Write '1' to enable interrupt for event VALRDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.12.3.6 INTENCLR

Address offset: 0x308

Disable interrupt


Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW VALRDY			Write '1' to disable interrupt for event VALRDY
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled





6.12.3.7 CONFIG


Address offset: 0x504 Configuration register



6.12.3.8 VALUE

Address offset: 0x508

Output random number



6.12.4 Electrical specification

6.12.4.1 RNG Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{RNG,START}	Time from setting the START task to generation begins.		128		μs
	This is a one-time delay on START signal and does not apply				
	between samples.				
t _{RNG,RAW}	Run time per byte without bias correction. Uniform		30		μs
	distribution of 0 and 1 is not guaranteed.				
t _{RNG,BC}	Run time per byte with bias correction. Uniform distribution		120		μs
	of 0 and 1 is guaranteed. Time to generate a byte cannot be				
	guaranteed.				

6.13 RTC — Real-time counter

The Real-time counter (RTC) module provides a generic, low power timer on the low-frequency clock source (LFCLK).






Figure 55: RTC block schematic

The RTC module features a 24-bit COUNTER, a 12-bit (1/X) prescaler, capture/compare registers, and a tick event generator for low power, tickless RTOS implementation.

6.13.1 Clock source

The RTC will run off the LFCLK.

The COUNTER resolution will therefore be 30.517 μ s. Depending on the source, the RTC is able to run while the HFCLK is OFF and PCLK16M is not available.

The software has to explicitely start LFCLK before using the RTC.

See CLOCK — Clock control on page 60 for more information about clock sources.

6.13.2 Resolution versus overflow and the PRESCALER

Counter increment frequency:

```
f<sub>RTC</sub> [kHz] = 32.768 / (PRESCALER + 1 )
```

The PRESCALER register is read/write when the RTC is stopped. The PRESCALER register is read-only once the RTC is STARTed. Writing to the PRESCALER register when the RTC is started has no effect.

The PRESCALER is restarted on START, CLEAR and TRIGOVRFLW, that is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

Examples:

1. Desired COUNTER frequency 100 Hz (10 ms counter period)

```
PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327
```

 $f_{RTC} = 99.9 \text{ Hz}$

10009.576 µs counter period

2. Desired COUNTER frequency 8 Hz (125 ms counter period)

PRESCALER = round(32.768 kHz / 8 Hz)
$$- 1 = 4095$$

$$f_{RTC} = 8 Hz$$



125 ms counter period

Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
2 ⁸ -1	7812.5 μs	131072 seconds
2 ¹² -1	125 ms	582.542 hours

Table 56: RTC resolution versus overflow

6.13.3 COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. <<PRESC>> is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event is disabled by default.




Figure 56: Timing diagram - COUNTER_PRESCALER_0




Figure 57: Timing diagram - COUNTER_PRESCALER_1

6.13.4 Overflow features

The TRIGOVRFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition.

OVRFLW occurs when COUNTER overflows from 0xFFFFFF to 0.

Important: The OVRFLW event is disabled by default.

6.13.5 TICK event

The TICK event enables low power "tick-less" RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the $ARM^{\$}$ SysTick feature.

Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.



Important: The TICK event is disabled by default.

6.13.6 Event control feature

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK being requested when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may increase power consumption if HFCLK otherwise could be powered down for long durations.

This means that the RTC implements a slightly different task and event system compared to the standard system described in Peripheral interface on page 73. The RTC task and event system is illustrated in Tasks, events and interrupts in the RTC on page 179.




Figure 58: Tasks, events and interrupts in the RTC

6.13.7 Compare feature

There are a number of Compare registers.

For more information, see Registers on page 184.

When setting a compare register, the following behavior of the RTC compare event should be noted:

• If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.






Figure 59: Timing diagram - COMPARE_CLEAR

• If a CC register is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.




Figure 60: Timing diagram - COMPARE START

• COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.




Figure 61: Timing diagram - COMPARE

• If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.






Figure 62: Timing diagram - COMPARE_N+2

• If the COUNTER is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 63: Timing diagram - COMPARE N+1

• If the COUNTER is N and the current CC register value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value greater than N+2 when the new value is written, there will be no event due to the old value.




Figure 64: Timing diagram - COMPARE_N-1

6.13.8 TASK and EVENT jitter/delay

Jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster PCLK16M.

Registers in the peripheral interface, part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (PCLK16M and LFCLK).



The following is a summary of the jitter introduced on tasks and events. Figures illustrating jitter follow.



Table 57: RTC jitter magnitudes on tasks

Operation/Function	Jitter
START to COUNTER increment	+/- 15 μs
COMPARE to COMPARE ¹⁹	+/- 62.5 ns

Table 58: RTC jitter magnitudes on events

1. CLEAR and STOP (and TRIGOVRFLW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585 μ s and 45.7755 μ s – rounded to 15 μ s and 46 μ s for the remainder of the section.




Figure 65: Timing diagram - DELAY_CLEAR




Figure 66: Timing diagram - DELAY_STOP

2. The START task will start the RTC. Assuming that the LFCLK was previously running and stable, the first increment of COUNTER (and instance of TICK event) will be typically after 30.5 μ s +/-15 μ s. In some cases, in particular if the RTC is STARTed before the LFCLK is running, that timing can be up to ~250 μ s. The software should therefore wait for the first TICK if it has to make sure the RTC is running.

Note: 32.768 kHz clock jitter is additional to the numbers provided above.

NORDIC*

Assumes RTC runs continuously between these events.

Sending a TRIGOVRFLW task sets the COUNTER to a value close to overflow. However, since the update of COUNTER relies on a stable LFCLK, sending this task while LFCLK is not running will start LFCLK, but the update will then be delayed by the same amount of time of up to ~250 us. The figures show the smallest and largest delays to on the START task which appears as a +/-15 μ s jitter on the first COUNTER increment.




Figure 67: Timing diagram - JITTER START-




Figure 68: Timing diagram - JITTER START+

6.13.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled.

To ensure that the <<COUNTER>> is safely sampled (considering an LFCLK transition may occur during a read), the CPU and core memory bus are halted for three cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five PCLK16M clock cycles.




Figure 69: Timing diagram - COUNTER_READ



6.13.10 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000B000	RTC	RTC0	Real-time counter 0	CC[02] implemented, CC[3] not
				implemented
0x40011000	RTC	RTC1	Real-time counter 1	CC[03] implemented

Table 59: Instances

Register	Offset	Description
TASKS_START	0x000	Start RTC COUNTER
TASKS_STOP	0x004	Stop RTC COUNTER
TASKS_CLEAR	0x008	Clear RTC COUNTER
TASKS_TRIGOVRFLW	0x00C	Set COUNTER to 0xFFFFF0
EVENTS_TICK	0x100	Event on COUNTER increment
EVENTS_OVRFLW	0x104	Event on COUNTER overflow
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVTEN	0x340	Enable or disable event routing
EVTENSET	0x344	Enable event routing
EVTENCLR	0x348	Disable event routing
COUNTER	0x504	Current COUNTER value
PRESCALER	0x508	12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is
		stopped
CC[0]	0x540	Compare register 0
CC[1]	0x544	Compare register 1
CC[2]	0x548	Compare register 2
CC[3]	0x54C	Compare register 3

Table 60: Register overview

6.13.10.1 TASKS_START

Address offset: 0x000 Start RTC COUNTER

Bit n	number		31 30 29 28 27 26	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID					Α
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID					
Α	W TASKS_START			Start RTC COUNTER	
		Trigger	1	Trigger task	

6.13.10.2 TASKS_STOP

Address offset: 0x004 Stop RTC COUNTER



Bit number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_STOP			Stop RTC COUNTER
	Trigger	1	Trigger task

6.13.10.3 TASKS_CLEAR

Address offset: 0x008 Clear RTC COUNTER

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_CLEAR			Clear RTC COUNTER
		Trigger	1	Trigger task

6.13.10.4 TASKS_TRIGOVRFLW

Address offset: 0x00C

Set COUNTER to 0xFFFFF0

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_TRIGOVRFLW			Set COUNTER to 0xFFFFF0
		Trigger	1	Trigger task

6.13.10.5 EVENTS_TICK

Address offset: 0x100

Event on COUNTER increment

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_TICK			Event on COUNTER increment
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.13.10.6 EVENTS_OVRFLW

Address offset: 0x104

Event on COUNTER overflow



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_OVRFLW			Event on COUNTER overflow
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.13.10.7 EVENTS_COMPARE[n] (n=0..3)

Address offset: $0x140 + (n \times 0x4)$ Compare event on CC[n] match

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_COMPARE			Compare event on CC[n] match
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.13.10.8 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW TICK			Write '1' to enable interrupt for event TICK
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW OVRFLW			Write '1' to enable interrupt for event OVRFLW
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
C-F	RW COMPARE[i] (i=03)			Write '1' to enable interrupt for event COMPARE[i]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.13.10.9 INTENCLR

Address offset: 0x308

Disable interrupt



Bit r	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW TICK			Write '1' to disable interrupt for event TICK
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW OVRFLW			Write '1' to disable interrupt for event OVRFLW
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
C-F	RW COMPARE[i] (i=03)			Write '1' to disable interrupt for event COMPARE[i]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.13.10.10 EVTEN

Address offset: 0x340

Enable or disable event routing

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW TICK			Enable or disable event routing for event TICK
		Disabled	0	Disable
		Enabled	1	Disable
В	RW OVRFLW			Enable or disable event routing for event OVRFLW
		Disabled	0	Disable
		Enabled	1	Disable
C-F	RW COMPARE[i] (i=03)			Enable or disable event routing for event COMPARE[i]
		Disabled	0	Disable
		Enabled	1	Disable

6.13.10.11 EVTENSET

Address offset: 0x344 Enable event routing

Bit number		31 30 29 28 27	7 26 25 2	24 23 2	2 21 2	0 19	18 1	7 16	15 14	4 13 1	2 11	10 9	8	7	6	5 4	- 3	2	1 0
ID						F	E C	С											ВА
Reset 0x00000000		0 0 0 0 0	0 0	0 0	0 0	0	0 0	0	0 0	0 (0	0 (0	0	0	0 0	0	0	0 0
ID Acce Field Va																			
A RW TICK				Wri	e '1' to	ena	ble e	vent	rou	ing fo	r eve	ent T	ICK						
Di	isabled	0		Rea	d: Disa	bled													
En	nabled	1		Rea	d: Enak	oled													
Se	et	1		Ena	ble														
B RW OVRFLW				Wri	e '1' to	ena	ble e	vent	rou	ing fo	r eve	ent C	VRF	LW					
Di	isabled	0		Rea	d: Disa	bled													
En	nabled	1		Rea	d: Enak	oled													
Se	et	1		Ena	ble														



Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		F E D C B A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
C-F RW COMPARE[i] (i=03)		Write '1' to enable event routing for event COMPARE[i]
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
Set	1	Enable

6.13.10.12 EVTENCLR

Address offset: 0x348

Disable event routing

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW TICK			Write '1' to disable event routing for event TICK
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
		Clear	1	Disable
В	RW OVRFLW			Write '1' to disable event routing for event OVRFLW
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
		Clear	1	Disable
C-F	RW COMPARE[i] (i=03)			Write '1' to disable event routing for event COMPARE[i]
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
		Clear	1	Disable

6.13.10.13 COUNTER

Address offset: 0x504

Current COUNTER value

A I	R COUNTER						Cou	ınte	er va	lue															
ID A																									
Reset 0	0x00000000	0 0	0 0	0	0 0	0	0	0	0 (0	0	0	0 (0	0	0	0 0	0	0	0	0	0 (0	0	0 0
ID							Α	Α.	A A	A A	Α	Α	A A	A	Α	Α .	4 A	Α	Α	Α	Α	A A	A A	Α	A A
Bit nun	mber	31 30	29 28	27 2	26 25	24	23 :	22 2	21 2	0 19	18	17	16 1	5 14	13	12 1	.1 10	9	8	7	6	5 4	1 3	2	1 0

6.13.10.14 PRESCALER

Address offset: 0x508

12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is stopped


Α	RW PRESCALER		Prescaler value
ID			
Rese	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit r	umber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1



6.13.10.15 CC[n] (n=0..3)

Address offset: $0x540 + (n \times 0x4)$

Compare register n



6.13.11 Electrical specification

6.14 SAADC — Successive approximation analog-to-digital converter

The ADC is a differential successive approximation register (SAR) analog-to-digital converter.

Listed here are the main features of SAADC:


- 8/10/12-bit resolution, 14-bit resolution with oversampling
- · Up to eight input channels
 - One channel per single-ended input and two channels per differential input
 - Scan mode can be configured with both single-ended channels and differential channels.
- Full scale input range (0 to VDD)
- Sampling triggered via a task from software or a PPI channel for full flexibility on sample frequency source from low power 32.768kHz RTC or more accurate 1/16MHz Timers
- One-shot conversion mode to sample a single channel
- Scan mode to sample a series of channels in sequence. Sample delay between channels is t_{ack} + t_{conv} which may vary between channels according to user configuration of t_{ack}.
- Support for direct sample transfer to RAM using EasyDMA
- Interrupts on single sample and full buffer events
- Samples stored as 16-bit 2's complement values for differential and single-ended sampling
- Continuous sampling without the need of an external timer
- Internal resistor string
- · Limit checking on the fly

6.14.1 Overview

4454 187 v1.2

The ADC supports up to eight external analog input channels, depending on package variant. It can be operated in a one-shot mode with sampling under software control, or a continuous conversion mode with a programmable sampling rate.

The analog inputs can be configured as eight single-ended inputs, four differential inputs or a combination of these. Each channel can be configured to select AINO to AIN7 pins, or the VDD pin. Channels can be sampled individually in one-shot or continuous sampling modes, or, using scan mode, multiple channels can be sampled in sequence. Channels can also be oversampled to improve noise performance.






Figure 70: Simplified ADC block diagram

Internally, the ADC is always a differential analog-to-digital converter, but by default it is configured with single-ended input in the MODE field of the CH[n].CONFIG register. In single-ended mode, the negative input will be shorted to ground internally.

The assumption in single-ended mode is that the internal ground of the ADC is the same as the external ground that the measured voltage is referred to. The ADC is thus sensitive to ground bounce on the PCB in single-ended mode. If this is a concern we recommend using differential measurement.

6.14.2 Digital output

The output result of the ADC depends on the settings in the CH[n].CONFIG and RESOLUTION registers as follows:

```
RESULT = [V(P) - V(N)] * GAIN/REFERENCE * 2 (RESOLUTION - m)
```

where

V(P)

is the voltage at input P

V(N)

is the voltage at input N

GAIN

is the selected gain setting

REFERENCE

is the selected reference voltage

and m=0 if CONFIG.MODE=SE, or m=1 if CONFIG.MODE=Diff.

The result generated by the ADC will deviate from the expected due DC errors like offset, gain, differential non-linearity (DNL), and integral non-linearity (INL). See Electrical specification for details on these parameters. The result can also vary due to AC errors like non-linearities in the GAIN block, settling errors due to high source impedance and sampling jitter. For battery measurement the DC errors are most noticeable.



The ADC has a wide selection of gains controlled in the GAIN field of the CH[n].CONFIG register. If CH[n].CONFIG.REFSEL=0, the input range of the ADC core is nominally ± 0.6 V differential and the input must be scaled accordingly.

The ADC has a temperature dependent offset. If the ADC is to operate over a large temperature range, we recommend running CALIBRATEOFFSET at regular intervals, a CALIBRATEDONE event will be fired when the calibration is complete

6.14.3 Analog inputs and channels

Up to eight analog input channels, CH[n](n=0..7), can be configured.

Any one of the available channels can be enabled for the ADC to operate in one-shot mode. If more than one CH[n] is configured, the ADC enters scan mode.

An analog input is selected as a positive converter input if CH[n].PSELP is set, setting CH[n].PSELP also enables the particular channel.

An analog input is selected as a negative converter input if CH[n].PSELN is set. The CH[n].PSELN register will have no effect unless differential mode is enabled, see MODE field in CH[n].CONFIG register.

If more than one of the CH[n].PSELP registers is set, the device enters scan mode. Input selections in scan mode are controlled by the CH[n].PSELP and CH[n].PSELN registers, where CH[n].PSELN is only used if the particular scan channel is specified as differential, see MODE field in CH[n].CONFIG register.

Channel input	Source	Connectivity
CH[n].PSELP	AINOAIN7	Yes(any)
CH[n].PSELP	VDD	Yes
CH[n].PSELN	AINOAIN7	Yes(any)
CH[n].PSELN	VDD	Yes

Table 61: Legal connectivity CH[n] vs. analog input

6.14.4 Operation modes

The ADC input configuration supports one-shot mode, continuous mode and scan mode.

Scan mode and oversampling cannot be combined.

6.14.4.1 One-shot mode

One-shot operation is configured by enabling only one of the available channels defined by CH[n].PSELP, CH[n].PSELN, and CH[n].CONFIG registers.

Upon a SAMPLE task, the ADC starts to sample the input voltage. The CH[n].CONFIG.TACQ controls the acquisition time.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event has the same meaning as DONE when no oversampling takes place. Note that both events may occur before the actual value has been transferred into RAM by EasyDMA. For more information, see EasyDMA on page 193.

6.14.4.2 Continuous mode

Continuous sampling can be achieved by using the internal timer in the ADC, or triggering the SAMPLE task from one of the general purpose timers through the PPI.

Care shall be taken to ensure that the sample rate fulfils the following criteria, depending on how many channels are active:

$$f_{SAMPLE} < 1/[t_{ACQ} + t_{conv}]$$



The SAMPLERATE register can be used as a local timer instead of triggering individual SAMPLE tasks. When SAMPLERATE.MODE is set to Timers, it is sufficient to trigger SAMPLE task only once in order to start the SAADC and triggering the STOP task will stop sampling. The SAMPLERATE.CC field controls the sample rate.

The SAMPLERATE timer mode cannot be combined with SCAN mode, and only one channel can be enabled in this mode.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event has the same meaning as DONE when no oversampling takes place. Note that both events may occur before the actual value has been transferred into RAM by EasyDMA.

6.14.4.3 Oversampling

An accumulator in the ADC can be used to average noise on the analog input. In general, oversampling improves the signal-to-noise ratio (SNR). Oversampling, however, does not improve the integral non-linearity (INL), or differential non-linearity (DNL).

Oversampling and scan should not be combined, since oversampling and scan will average over input channels.

The accumulator is controlled in the OVERSAMPLE register. The SAMPLE task must be set 2^{OVERSAMPLE} number of times before the result is written to RAM. This can be achieved by:

- Configuring a fixed sampling rate using the local timer or a general purpose timer and PPI to trigger a SAMPLE task
- Triggering SAMPLE 2^{OVERSAMPLE} times from software
- Enabling BURST mode

CH[n].CONFIG.BURST can be enabled to avoid setting SAMPLE task $2^{\text{OVERSAMPLE}}$ times. With BURST = 1 the ADC will sample the input $2^{\text{OVERSAMPLE}}$ times as fast as it can (actual timing: $<(t_{ACQ}+t_{CONV})\times 2^{\text{OVERSAMPLE}})$. Thus, for the user it will just appear like the conversion took a bit longer time, but other than that, it is similar to one-shot mode. Scan mode can be combined with BURST=1, if burst is enabled on all channels.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event signals that enough conversions have taken place for an oversampled result to get transferred into RAM. Note that both events may occur before the actual value has been transferred into RAM by EasyDMA.

6.14.4.4 Scan mode

A channel is considered enabled if CH[n].PSELP is set. If more than one channel, CH[n], is enabled, the ADC enters scan mode.

In scan mode, one SAMPLE task will trigger one conversion per enabled channel. The time it takes to sample all channels is:

```
Total time < Sum(CH[x].t_{ACQ}+t_{CONV}), x=0..enabled channels
```

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event signals has the same meaning as DONE when no oversampling takes place. Note that both events may occur before the actual values have been transferred into RAM by EasyDMA.

Example of RAM placement (even RESULT.MAXCNT), channels 1, 2 and 5 enabled on page 193 provides an example of results placement in Data RAM, with an even RESULT.MAXCNT. In this example, channels 1, 2 and 5 are enabled, all others are disabled.



	31 16	15 0
RESULT.PTR	CH[2] 1 st result	CH[1] 1 st result
RESULT.PTR + 4	CH[1] 2 nd result	CH[5] 1 st result
RESULT.PTR + 8	CH[5] 2 nd result	CH[2] 2 nd result
	(.)
RESULT.PTR + 2*(RESULT.MAXCNT – 2)	CH[5] last result	CH[2] last result

Figure 71: Example of RAM placement (even RESULT.MAXCNT), channels 1, 2 and 5 enabled

Example of RAM placement (odd RESULT.MAXCNT), channels 1, 2 and 5 enabled on page 193 provides an example of results placement in Data RAM, with an odd RESULT.MAXCNT. In this example, channels 1, 2 and 5 are enabled, all others are disabled. The last 32-bit word is populated only with one 16-bit result.




Figure 72: Example of RAM placement (odd RESULT.MAXCNT), channels 1, 2 and 5 enabled

6.14.5 EasyDMA

After configuring RESULT.PTR and RESULT.MAXCNT, the ADC resources are started by triggering the START task. The ADC is using EasyDMA to store results in a Result buffer in RAM.

The Result buffer is located at the address specified in the RESULT.PTR register. The RESULT.PTR register is double-buffered and it can be updated and prepared for the next START task immediately after the STARTED event is generated. The size of the Result buffer is specified in the RESULT.MAXCNT register and the ADC will generate an END event when it has filled up the Result buffer, see ADC on page 194. Results are stored in little-endian byte order in Data RAM. Every sample will be sign extended to 16 bit before stored in the Result buffer.

The ADC is stopped by triggering the STOP task. The STOP task will terminate an ongoing sampling. The ADC will generate a STOPPED event when it has stopped. If the ADC is already stopped when the STOP task is triggered, the STOPPED event will still be generated.






Figure 73: ADC

If the RESULT.PTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 15 for more information about the different memory regions.

The EasyDMA will have finished accessing the RAM when the END or STOPPED event has been generated.

The RESULT.AMOUNT register can be read following an END event or a STOPPED event to see how many results have been transferred to the Result buffer in RAM since the START task was triggered.

In scan mode, SAMPLE tasks can be triggered once the START task is triggered. The END event is generated when the number of samples transferred to memory reaches the value specified by RESULT.MAXCNT.

After an END event, the START task needs to be triggered again before new samples can be taken. Also make sure that the size of the Result buffer is large enough to have space for minimum one result from each of the enabled channels, by specifying RESULT.MAXCNT >= number of channels enabled. For more information about the scan mode, see Scan mode on page 192.

6.14.6 Resistor ladder

The ADC has an internal resistor string for positive and negative input.

See Resistor ladder for positive input (negative input is equivalent, using RESN instead of RESP) on page 195. The resistors are controlled in the CH[n].CONFIG.RESP and CH[n].CONFIG.RESN registers.






Figure 74: Resistor ladder for positive input (negative input is equivalent, using RESN instead of RESP)

6.14.7 Reference

The ADC can use two different references, controlled in the REFSEL field of the CH[n].CONFIG register.

These are:

- Internal reference
- VDD as reference

The internal reference results in an input range of ± 0.6 V on the ADC core. VDD as reference results in an input range of $\pm VDD/4$ on the ADC core. The gain block can be used to change the effective input range of the ADC.

```
Input range = (+- 0.6 V or +-VDD/4)/Gain
```

For example, choosing VDD as reference, single ended input (grounded negative input), and a gain of 1/4 the input range will be:

```
Input range = (VDD/4)/(1/4) = VDD
```

With internal reference, single ended input (grounded negative input), and a gain of 1/6 the input range will be:

```
Input range = (0.6 \text{ V})/(1/6) = 3.6 \text{ V}
```

The AINO-AIN7 inputs cannot exceed VDD, or be lower than VSS.

6.14.8 Acquisition time

To sample the input voltage, the ADC connects a capacitor to the input.

For illustration, see Simplified ADC sample network on page 196. The acquisition time indicates how long the capacitor is connected, see TACQ field in CH[n].CONFIG register. The required acquisition time depends on the source (R_{source}) resistance. For high source resistance the acquisition time should be increased, see Acquisition time on page 196.






Figure 75: Simplified ADC sample network

TACQ [μs]	Maximum source resistance [kOhm]
3	10
5	40
10	100
15	200
20	400
40	800

Table 62: Acquisition time

6.14.9 Limits event monitoring

A channel can be event monitored by configuring limit register CH[n].LIMIT.

If the conversion result is higher than the defined high limit, or lower than the defined low limit, the appropriate event will get fired.




Figure 76: Example of limits monitoring on channel 'n'



Note that when setting the limits, CH[n].LIMIT.HIGH shall always be higher than or equal to CH[n].LIMIT.LOW . In other words, an event can be fired only when the input signal has been sampled outside of the defined limits. It is not possible to fire an event when the input signal is inside a defined range by swapping high and low limits.

The comparison to limits always takes place, there is no need to enable it. If comparison is not required on a channel, the software shall simply ignore the related events. In that situation, the value of the limits registers is irrelevant, so it does not matter if CH[n].LIMIT.LOW is lower than CH[n].LIMIT.HIGH or not.

6.14.10 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40007000	SAADC	SAADC	Analog-to-digital converter	

Table 63: Instances

Register	Offset	Description
TASKS_START	0x000	Start the ADC and prepare the result buffer in RAM
TASKS_SAMPLE	0x004	Take one ADC sample, if scan is enabled all channels are sampled
TASKS_STOP	0x008	Stop the ADC and terminate any on-going conversion
TASKS_CALIBRATEOFFSET	0x00C	Starts offset auto-calibration
EVENTS_STARTED	0x100	The ADC has started
EVENTS_END	0x104	The ADC has filled up the Result buffer
EVENTS_DONE	0x108	A conversion task has been completed. Depending on the mode, multiple conversions might be
		needed for a result to be transferred to RAM.
EVENTS_RESULTDONE	0x10C	A result is ready to get transferred to RAM.
EVENTS_CALIBRATEDONE	0x110	Calibration is complete
EVENTS_STOPPED	0x114	The ADC has stopped
EVENTS_CH[0].LIMITH	0x118	Last results is equal or above CH[0].LIMIT.HIGH
EVENTS_CH[0].LIMITL	0x11C	Last results is equal or below CH[0].LIMIT.LOW
EVENTS_CH[1].LIMITH	0x120	Last results is equal or above CH[1].LIMIT.HIGH
EVENTS_CH[1].LIMITL	0x124	Last results is equal or below CH[1].LIMIT.LOW
EVENTS_CH[2].LIMITH	0x128	Last results is equal or above CH[2].LIMIT.HIGH
EVENTS_CH[2].LIMITL	0x12C	Last results is equal or below CH[2].LIMIT.LOW
EVENTS_CH[3].LIMITH	0x130	Last results is equal or above CH[3].LIMIT.HIGH
EVENTS_CH[3].LIMITL	0x134	Last results is equal or below CH[3].LIMIT.LOW
EVENTS_CH[4].LIMITH	0x138	Last results is equal or above CH[4].LIMIT.HIGH
EVENTS_CH[4].LIMITL	0x13C	Last results is equal or below CH[4].LIMIT.LOW
EVENTS_CH[5].LIMITH	0x140	Last results is equal or above CH[5].LIMIT.HIGH
EVENTS_CH[5].LIMITL	0x144	Last results is equal or below CH[5].LIMIT.LOW
EVENTS_CH[6].LIMITH	0x148	Last results is equal or above CH[6].LIMIT.HIGH
EVENTS_CH[6].LIMITL	0x14C	Last results is equal or below CH[6].LIMIT.LOW
EVENTS_CH[7].LIMITH	0x150	Last results is equal or above CH[7].LIMIT.HIGH
EVENTS_CH[7].LIMITL	0x154	Last results is equal or below CH[7].LIMIT.LOW
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Status
ENABLE	0x500	Enable or disable ADC
CH[0].PSELP	0x510	Input positive pin selection for CH[0]
CH[0].PSELN	0x514	Input negative pin selection for CH[0]
CH[0].CONFIG	0x518	Input configuration for CH[0]
CH[0].LIMIT	0x51C	High/low limits for event monitoring a channel
CH[1].PSELP	0x520	Input positive pin selection for CH[1]


Register	Offset	Description
CH[1].PSELN	0x524	Input negative pin selection for CH[1]
CH[1].CONFIG	0x528	Input configuration for CH[1]
CH[1].LIMIT	0x52C	High/low limits for event monitoring a channel
CH[2].PSELP	0x530	Input positive pin selection for CH[2]
CH[2].PSELN	0x534	Input negative pin selection for CH[2]
CH[2].CONFIG	0x538	Input configuration for CH[2]
CH[2].LIMIT	0x53C	High/low limits for event monitoring a channel
CH[3].PSELP	0x540	Input positive pin selection for CH[3]
CH[3].PSELN	0x544	Input negative pin selection for CH[3]
CH[3].CONFIG	0x548	Input configuration for CH[3]
CH[3].LIMIT	0x54C	High/low limits for event monitoring a channel
CH[4].PSELP	0x550	Input positive pin selection for CH[4]
CH[4].PSELN	0x554	Input negative pin selection for CH[4]
CH[4].CONFIG	0x558	Input configuration for CH[4]
CH[4].LIMIT	0x55C	High/low limits for event monitoring a channel
CH[5].PSELP	0x560	Input positive pin selection for CH[5]
CH[5].PSELN	0x564	Input negative pin selection for CH[5]
CH[5].CONFIG	0x568	Input configuration for CH[5]
CH[5].LIMIT	0x56C	High/low limits for event monitoring a channel
CH[6].PSELP	0x570	Input positive pin selection for CH[6]
CH[6].PSELN	0x574	Input negative pin selection for CH[6]
CH[6].CONFIG	0x578	Input configuration for CH[6]
CH[6].LIMIT	0x57C	High/low limits for event monitoring a channel
CH[7].PSELP	0x580	Input positive pin selection for CH[7]
CH[7].PSELN	0x584	Input negative pin selection for CH[7]
CH[7].CONFIG	0x588	Input configuration for CH[7]
CH[7].LIMIT	0x58C	High/low limits for event monitoring a channel
RESOLUTION	0x5F0	Resolution configuration
OVERSAMPLE	0x5F4	Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The
		RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION
		should be used.
SAMPLERATE	0x5F8	Controls normal or continuous sample rate
RESULT.PTR	0x62C	Data pointer
RESULT.MAXCNT	0x630	Maximum number of buffer words to transfer
RESULT.AMOUNT	0x634	Number of buffer words transferred since last START

Table 64: Register overview

6.14.10.1 TASKS_START

Address offset: 0x000

Start the ADC and prepare the result buffer in RAM




6.14.10.2 TASKS_SAMPLE

Address offset: 0x004



Take one ADC sample, if scan is enabled all channels are sampled



6.14.10.3 TASKS STOP

Address offset: 0x008


Stop the ADC and terminate any on-going conversion

Bit n	umber		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_STOP			Stop the ADC and terminate any on-going conversion
		Trigger	1	Trigger task

6.14.10.4 TASKS_CALIBRATEOFFSET


Address offset: 0x00C

Starts offset auto-calibration



6.14.10.5 EVENTS_STARTED

Address offset: 0x100
The ADC has started



6.14.10.6 EVENTS END

Address offset: 0x104


The ADC has filled up the Result buffer

Bit number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_END			The ADC has filled up the Result buffer
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.14.10.7 EVENTS_DONE

Address offset: 0x108


A conversion task has been completed. Depending on the mode, multiple conversions might be needed for a result to be transferred to RAM.



6.14.10.8 EVENTS_RESULTDONE


Address offset: 0x10C

A result is ready to get transferred to RAM.



6.14.10.9 EVENTS_CALIBRATEDONE

Address offset: 0x110
Calibration is complete





6.14.10.10 EVENTS_STOPPED

Address offset: 0x114
The ADC has stopped

Bit number		31 30 2	9 28 2	27 26	25 2	24 2	3 22	21 20	0 19	18 1	7 16	15	14 13	3 12 1	1 10	9	8 7	7 6	5	4	3 2	1 0
ID																						А
Reset 0x00000000		0 0 (0 0	0 0	0	0 (0	0 0	0	0 (0	0	0 0	0 (0 0	0	0 (0	0	0	0 0	0 0
ID Acce Field Valu																						
A RW EVENTS_STOPPED						Т	he A	DC h	as sto	рре	ed											
Note	Generated	0				Е	vent	not g	genei	ate	b											
Gen	erated	1				Е	vent	gene	rate	t												

6.14.10.11 EVENTS_CH[n].LIMITH (n=0..7)

Address offset: $0x118 + (n \times 0x8)$

Last results is equal or above CH[n].LIMIT.HIGH

Bit n	umber		31 30 29	9 28 2	7 26 2	25 24	4 23	3 22	21 2	20 19	9 18	17 1	6 15	14	13 1	2 11	10	9 8	7	6	5	4	3 2	2 1	. 0
ID																									Α
Rese	et 0x00000000		0 0 0	0 (0 0	0 0	0	0	0	0 0	0	0 (0	0	0 (0	0	0 0	0	0	0	0	0 (0 0	0
ID																									
Α	RW LIMITH						La	ast re	esult	ts is	equa	l or	abo	ve C	H[n]	.LIN	1IT.H	IGH							
		NotGenerated	0				E٧	<i>e</i> nt	not	gen	erate	d													
		Generated	1				E٧	<i>e</i> nt	gen	erat	ed														

6.14.10.12 EVENTS_CH[n].LIMITL (n=0..7)

Address offset: $0x11C + (n \times 0x8)$

Last results is equal or below CH[n].LIMIT.LOW

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			Description
A RW LIMITL			Last results is equal or below CH[n].LIMIT.LOW
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.14.10.13 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		
A RW STARTED		Enable or disable interrupt for event STARTED
Disabled	0	Disable
Enabled	1	Enable





Bit r	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
В	RW END			Enable or disable interrupt for event END
		Disabled	0	Disable
		Enabled	1	Enable
С	RW DONE			Enable or disable interrupt for event DONE
		Disabled	0	Disable
		Enabled	1	Enable
D	RW RESULTI	DONE		Enable or disable interrupt for event RESULTDONE
		Disabled	0	Disable
		Enabled	1	Enable
E	RW CALIBRA	TEDONE		Enable or disable interrupt for event CALIBRATEDONE
		Disabled	0	Disable
		Enabled	1	Enable
F	RW STOPPE	D		Enable or disable interrupt for event STOPPED
		Disabled	0	Disable
		Enabled	1	Enable
G	RW CHOLIM	ITH		Enable or disable interrupt for event CHOLIMITH
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW CHOLIM	ITL		Enable or disable interrupt for event CHOLIMITL
		Disabled	0	Disable
		Enabled	1	Enable
ı	RW CH1LIM	ITH		Enable or disable interrupt for event CH1LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
J	RW CH1LIM	ITL		Enable or disable interrupt for event CH1LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
K	RW CH2LIM	ITH		Enable or disable interrupt for event CH2LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
L	RW CH2LIM	ITL		Enable or disable interrupt for event CH2LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
М	RW CH3LIM	ITH		Enable or disable interrupt for event CH3LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
N	RW CH3LIM	ITL		Enable or disable interrupt for event CH3LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
0	RW CH4LIM	ITH		Enable or disable interrupt for event CH4LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
Р	RW CH4LIM	ITL		Enable or disable interrupt for event CH4LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
Q	RW CH5LIM	ITH		Enable or disable interrupt for event CH5LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
R	RW CH5LIM	ITL		Enable or disable interrupt for event CH5LIMITL
		Disabled	0	Disable



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
		Enabled	1	Enable
S	RW CH6LIMITH			Enable or disable interrupt for event CH6LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
Т	RW CH6LIMITL			Enable or disable interrupt for event CH6LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
U	RW CH7LIMITH			Enable or disable interrupt for event CH7LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
٧	RW CH7LIMITL			Enable or disable interrupt for event CH7LIMITL
		Disabled	0	Disable
		Enabled	1	Enable

6.14.10.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW STARTED			Write '1' to enable interrupt for event STARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW END			Write '1' to enable interrupt for event END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW DONE			Write '1' to enable interrupt for event DONE
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW RESULTDONE			Write '1' to enable interrupt for event RESULTDONE
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Е	RW CALIBRATEDONE			Write '1' to enable interrupt for event CALIBRATEDONE
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW CHOLIMITH			Write '1' to enable interrupt for event CH0LIMITH
		Set	1	Enable



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				V U T S R Q P O N M L K J I H G F E D C B A
	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Acce Field		Value	Description
10	Acce Field	Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW CHOLIMITL			Write '1' to enable interrupt for event CHOLIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
ı	RW CH1LIMITH			Write '1' to enable interrupt for event CH1LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW CH1LIMITL			Write '1' to enable interrupt for event CH1LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW CH2LIMITH			Write '1' to enable interrupt for event CH2LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW CH2LIMITL			Write '1' to enable interrupt for event CH2LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
М	RW CH3LIMITH			Write '1' to enable interrupt for event CH3LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
N	RW CH3LIMITL		_	Write '1' to enable interrupt for event CH3LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
0	RW CH4LIMITH			Write '1' to enable interrupt for event CH4LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Р	RW CH4LIMITL			Write '1' to enable interrupt for event CH4LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Q	RW CH5LIMITH	Lindbied	-	Write '1' to enable interrupt for event CH5LIMITH
ų.	NW CHSENWITT	Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
R	RW CH5LIMITL		-	Write '1' to enable interrupt for event CH5LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW CH6LIMITH		_	Write '1' to enable interrupt for event CH6LIMITH
-	55	Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
		LIIADICU	1	neau. Ellabieu



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Т	RW CH6LIMITL			Write '1' to enable interrupt for event CH6LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
U	RW CH7LIMITH			Write '1' to enable interrupt for event CH7LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
٧	RW CH7LIMITL			Write '1' to enable interrupt for event CH7LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.14.10.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 2	6 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW STARTED				Write '1' to disable interrupt for event STARTED
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
В	RW END				Write '1' to disable interrupt for event END
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
С	RW DONE				Write '1' to disable interrupt for event DONE
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
D	RW RESULTDONE				Write '1' to disable interrupt for event RESULTDONE
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
Ε	RW CALIBRATEDONE				Write '1' to disable interrupt for event CALIBRATEDONE
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
F	RW STOPPED				Write '1' to disable interrupt for event STOPPED
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
G	RW CHOLIMITH				Write '1' to disable interrupt for event CHOLIMITH
		Clear	1		Disable
		Disabled	0		Read: Disabled



Bit r	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Enabled	1	Read: Enabled
Н	RW CHOLIMITL			Write '1' to disable interrupt for event CHOLIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
ı	RW CH1LIMITH			Write '1' to disable interrupt for event CH1LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW CH1LIMITL			Write '1' to disable interrupt for event CH1LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW CH2LIMITH			Write '1' to disable interrupt for event CH2LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW CH2LIMITL			Write '1' to disable interrupt for event CH2LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
М	RW CH3LIMITH			Write '1' to disable interrupt for event CH3LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
N	RW CH3LIMITL			Write '1' to disable interrupt for event CH3LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
0	RW CH4LIMITH			Write '1' to disable interrupt for event CH4LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Р	RW CH4LIMITL			Write '1' to disable interrupt for event CH4LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Q	RW CH5LIMITH			Write '1' to disable interrupt for event CH5LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
R	RW CH5LIMITL			Write '1' to disable interrupt for event CH5LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW CH6LIMITH			Write '1' to disable interrupt for event CH6LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Т	RW CH6LIMITL			Write '1' to disable interrupt for event CH6LIMITL





Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
U RW CH7LIMITH			Write '1' to disable interrupt for event CH7LIMITH
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
V RW CH7LIMITL			Write '1' to disable interrupt for event CH7LIMITL
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

6.14.10.16 STATUS


Address offset: 0x400

Status

Bit number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A R STATUS			Status
	Ready	0	ADC is ready. No on-going conversion.
	Busy	1	ADC is busy. Conversion in progress.

6.14.10.17 ENABLE

Address offset: 0x500 Enable or disable ADC



6.14.10.18 CH[n].PSELP (n=0..7)

Address offset: $0x510 + (n \times 0x10)$

Input positive pin selection for CH[n]



Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW PSELP			Analog positive input channel
		NC	0	Not connected
		AnalogInput0	1	AIN0
		AnalogInput1	2	AIN1
		AnalogInput2	3	AIN2
		AnalogInput3	4	AIN3
		AnalogInput4	5	AIN4
		AnalogInput5	6	AIN5
		AnalogInput6	7	AIN6
		AnalogInput7	8	AIN7
		VDD	9	VDD

6.14.10.19 CH[n].PSELN (n=0..7)

Address offset: $0x514 + (n \times 0x10)$ Input negative pin selection for CH[n]

Bit r	number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW PSELN			Analog negative input, enables differential channel
		NC	0	Not connected
		AnalogInput0	1	AIN0
		AnalogInput1	2	AIN1
		AnalogInput2	3	AIN2
		AnalogInput3	4	AIN3
		AnalogInput4	5	AIN4
		AnalogInput5	6	AIN5
		AnalogInput6	7	AIN6
		AnalogInput7	8	AIN7
		VDD	9	VDD

6.14.10.20 CH[n].CONFIG (n=0..7)

Address offset: $0x518 + (n \times 0x10)$ Input configuration for CH[n]

Bit number		31 30 29 28 27 2	26 25 24	23 22 2	1 20 19	18 17	7 16 1	L5 14	13 1	2 11 1	9	8	7 6	5 5	4	3 2	1	0
ID			G		F	E E	Ε		С) (. c	С		В	В		Α	Α
Reset 0x00020000		0 0 0 0 0	0 0 0	0 0 (0 0	0 1	0	0 0	0 0	0 0	0	0	0 0	0	0	0 0	0	0
ID Acce Field																		
A RW RESP				Positive	chann	el resi	stor	contr	ol									
	Bypass	0		Bypass	resisto	r ladd	er											
	Pulldown	1		Pull-do	wn to 0	GND												
	Pullup	2		Pull-up	to VDD)												
	VDD1_2	3		Set inp	ut at VI	DD/2												
B RW RESN				Negativ	e chan	nel re	sistor	cont	rol									
	Bypass	0		Bypass	resisto	r ladd	er											
B RW RESN	Pulldown Pullup VDD1_2	1 2 3		Pull-do Pull-up Set inp	wn to 0 to VDE ut at VE ve chan	OD/2	sistor	· cont	rol									



Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
D			G FEEE D CCC BB A7
Reset 0x00020000		0 0 0 0 0 0	0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
	Pulldown	1	Pull-down to GND
	Pullup	2	Pull-up to VDD
	VDD1_2	3	Set input at VDD/2
C RW GAIN			Gain control
	Gain1_6	0	1/6
	Gain1_5	1	1/5
	Gain1_4	2	1/4
	Gain1_3	3	1/3
	Gain1_2	4	1/2
	Gain1	5	1
	Gain2	6	2
	Gain4	7	4
D RW REFSEL			Reference control
	Internal	0	Internal reference (0.6 V)
	VDD1_4	1	VDD/4 as reference
E RW TACQ			Acquisition time, the time the ADC uses to sample the input
			voltage
	3us	0	3 us
	5us	1	5 us
	10us	2	10 us
	15us	3	15 us
	20us	4	20 us
	40us	5	40 us
F RW MODE			Enable differential mode
	SE	0	Single ended, PSELN will be ignored, negative input to ADC
			shorted to GND
	Diff	1	Differential
G RW BURST			Enable burst mode
	Disabled	0	Burst mode is disabled (normal operation)
	Enabled	1	Burst mode is enabled. SAADC takes 2^OVERSAMPLE
			number of samples as fast as it can, and sends the average
			to Data RAM.

6.14.10.21 CH[n].LIMIT (n=0..7)

Address offset: $0x51C + (n \times 0x10)$


High/low limits for event monitoring a channel

Bit n	umber	31 30 29 28 27 26 25 24	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		B B B B B B B	B B B B B B B A A A A A A A A A A A A A
Rese	et 0x7FFF8000	0 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW LOW	[-32768 to +32767]	Low level limit
В	RW HIGH	[-32768 to +32767]	High level limit

6.14.10.22 RESOLUTION

Address offset: 0x5F0
Resolution configuration






6.14.10.23 OVERSAMPLE

Address offset: 0x5F4

Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.



6.14.10.24 SAMPLERATE

Address offset: 0x5F8

Controls normal or continuous sample rate

Bit n	number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A A A A A A A A A A A A A A A A A A A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW CC		[802047]	Capture and compare value. Sample rate is 16 MHz/CC
В	RW MODE			Select mode for sample rate control
		Task	0	Rate is controlled from SAMPLE task
		Timers	1	Rate is controlled from local timer (use CC to control the
				rate)

6.14.10.25 RESULT.PTR

Address offset: 0x62C

Data pointer





ID Acce Field A RW PTR	Value ID	Value Description Data pointer
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.14.10.26 RESULT.MAXCNT

Address offset: 0x630

Maximum number of buffer words to transfer

Α	RW MAXCNT		Maximum number of buf	ffer words to t	ransfer						
ID											
Rese	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0	0	0	0 0	0	0 0	0
ID				АААА	AAA	A A	A	А А	Α .	А А	Α
Bit r	umber	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 1	15 14 13 12 11	. 10 9 8	3 7	6	5 4	3	2 1	0

6.14.10.27 RESULT.AMOUNT

Address offset: 0x634

Number of buffer words transferred since last START

A R AMOUNT		Number of huffer words transferred since last START. This
ID Acce Field		
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

register can be read after an END or STOPPED event.

6.14.11 Electrical specification

6.14.11.1 SAADC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
DNL ₁₀	Differential non-linearity, 10-bit resolution	-0.95	<1		LSB10b
INL ₁₀	Integral non-linearity, 10-bit resolution		1		LSB1(
V _{OS}	Differential offset error (calibrated), 10-bit resolution ^a		+-2		LSB10b
DNL ₁₂	Differential non-linearity, 12-bit resolution	-0.95	1.3		LSB12
INL ₁₂	Integral non-linearity, 12-bit resolution		4.7		LSB12b
C _{EG}	Gain error temperature coefficient		0.02		%/°C
f _{SAMPLE}	Maximum sampling rate			200	kHz
t _{ACQ,10k}	Acquisition time (configurable), source Resistance <=		3		μs
	10kOhm				
t _{ACQ,40k}	Acquisition time (configurable), source Resistance <=		5		μs
	40kOhm				
t _{ACQ,100k}	Acquisition time (configurable), source Resistance <=		10		μs
	100kOhm				
t _{ACQ,200k}	Acquisition time (configurable), source Resistance <=		15		μs
	200kOhm				

^a Digital output code at zero volt differential input.



Symbol	Description	Min.	Тур.	Max.	Units
t _{ACQ,400k}	Acquisition time (configurable), source Resistance <=		20		μs
	400kOhm				
t _{ACQ,800k}	Acquisition time (configurable), source Resistance <=		40		μs
	800kOhm				
t _{CONV}	Conversion time		<2		μs
E _{G1/6}	Error ^b for Gain = 1/6	-3		3	%
E _{G1/4}	Error ^b for Gain = 1/4	-3		3	%
E _{G1/2}	Error ^b for Gain = 1/2	-3		4	%
E _{G1}	Error ^b for Gain = 1	-3		4	%
C _{SAMPLE}	Sample and hold capacitance at maximum gain ²⁰		2.5		pF
R _{INPUT}	Input resistance		>1		ΜΩ
E _{NOB}	Effective number of bits, differential mode, 12-bit		9		Bit
	resolution, 1/1 gain, 3 µs acquisition time, crystal HFCLK,				
	200 ksps				
S _{NDR}	Peak signal to noise and distortion ratio, differential mode,		56		dB
	12-bit resolution, 1/1 gain, 3 μs acquisition time, crystal				
	HFCLK, 200 ksps				
S _{FDR}	Spurious free dynamic range, differential mode, 12-bit		70		dBc
	resolution, 1/1 gain, 3 μs acquisition time, crystal HFCLK,				
	200 ksps				
R _{LADDER}	Ladder resistance		160		kΩ

6.14.12 Performance factors

Clock jitter, affecting sample timing accuracy, and circuit noise can affect ADC performance.

Jitter can be between START tasks or from START task to acquisition. START timer accuracy and startup times of regulators and references will contribute to variability. Sources of circuit noise may include CPU activity and the DC/DC regulator. Best ADC performance is achieved using START timing based on the TIMER module, HFXO clock source, and Constant Latency mode.

6.15 SPI — Serial peripheral interface master

The SPI master provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. This section is added for legacy support for now.



^b Does not include temperature drift

²⁰ Maximum gain corresponds to highest capacitance.




Figure 77: SPI master

RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

6.15.1 Functional description

The TXD and RXD registers are double-buffered to enable some degree of uninterrupted data flow in and out of the SPI master.

The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.

Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Leading)	0 (Active high)
SPI_MODE1	0 (Leading)	1 (Active low)
SPI_MODE2	1 (Trailing)	0 (Active high)
SPI_MODE3	1 (Trailing)	1 (Active low)

Table 65: SPI modes

6.15.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins.

This mapping is according to the configuration specified in the PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated SPI master signal is not connected to any physical pin. The PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in GPIO configuration on page 214 prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI is enabled.



Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSEL.SCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSEL.MOSI	Output	0
MISO	As specified in PSEL.MISO	Input	Not applicable

Table 66: GPIO configuration

6.15.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used.

Disabling a peripheral that has the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in Instantiation on page 17 for details on peripherals and their IDs.

6.15.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register.

Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time. This is illustrated in SPI master transaction on page 215. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.






Figure 78: SPI master transaction

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.

The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see SPI master transaction on page 215. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.




Figure 79: SPI master transaction



6.15.2 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40004000	SPI	SPI0	SPI master		Deprecated

Table 67: Instances

Register	Offset	Description
EVENTS_READY	0x108	TXD byte sent and RXD byte received
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable SPI
PSEL.SCK	0x508	Pin select for SCK
PSEL.MOSI	0x50C	Pin select for MOSI signal
PSEL.MISO	0x510	Pin select for MISO signal
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	SPI frequency. Accuracy depends on the HFCLK source selected.
CONFIG	0x554	Configuration register

Table 68: Register overview

6.15.2.1 EVENTS_READY

Address offset: 0x108

TXD byte sent and RXD byte received

Bit r	number		31 30 29 28 27 26 25	$24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$
ID				А
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_READY			TXD byte sent and RXD byte received
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.15.2.2 INTENSET

Address offset: 0x304

Enable interrupt


Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW READY			Write '1' to enable interrupt for event READY
Α	RW READY	Set	1	Write '1' to enable interrupt for event READY Enable
Α	RW READY	Set Disabled	1 0	·

6.15.2.3 INTENCLR

Address offset: 0x308



Disable interrupt



6.15.2.4 ENABLE

Address offset: 0x500

Enable SPI

Bit number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АААА
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW ENABLE			Enable or disable SPI
	Disabled	0	Disable SPI
	Enabled	1	Enable SPI

6.15.2.5 PSEL.SCK

Address offset: 0x508

Pin select for SCK

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.15.2.6 PSEL.MOSI

Address offset: 0x50C

Pin select for MOSI signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect






6.15.2.7 PSEL.MISO

Address offset: 0x510


Pin select for MISO signal



6.15.2.8 RXD

Address offset: 0x518


RXD register



6.15.2.9 TXD

Address offset: 0x51C

TXD register



6.15.2.10 FREQUENCY

Address offset: 0x524

SPI frequency. Accuracy depends on the HFCLK source selected.

NOBDIC

Bit r	number		31 30 29 28 27 26 25 2	
ID			A A A A A A A	
Rese	et 0x04000000		0 0 0 0 0 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW FREQUENCY			SPI master data rate
		K125	0x02000000	125 kbps
		K250	0x04000000	250 kbps
		K500	0x0800000	500 kbps
		M1	0x10000000	1 Mbps
		M2	0x20000000	2 Mbps
		M4	0x40000000	4 Mbps
		M8	0x80000000	8 Mbps

6.15.2.11 CONFIG

Address offset: 0x554 Configuration register

Bit number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			СВА
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A RW ORDER			Bit order
	MsbFirst	0	Most significant bit shifted out first
	LsbFirst	1	Least significant bit shifted out first
B RW CPHA			Serial clock (SCK) phase
	Leading	0	Sample on leading edge of clock, shift serial data on trailing
			edge
	Trailing	1	Sample on trailing edge of clock, shift serial data on leading
			edge
C RW CPOL			Serial clock (SCK) polarity
	ActiveHigh	0	Active high
	ActiveLow	1	Active low

6.15.3 Electrical specification

6.15.3.1 SPI master interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPI}	Bit rates for SPI ²¹			8 ²²	Mbps
t _{SPI,START}	Time from writing TXD register to transmission started		1		μs

6.15.3.2 Serial Peripheral Interface (SPI) Master timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{SPI,CSCK}	SCK period	125			ns
t _{SPI,RSCK,LD}	SCK rise time, standard drive ²³			t _{RF,25pF}	

High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.



The actual maximum data rate depends on the slave's CLK to MISO and MOSI setup and hold timings.

²³ At 25 pF load, including GPIO capacitance, see GPIO electrical specification.

Symbol	Description	Min.	Тур.	Max.	Units
t _{SPI,RSCK,HD}	SCK rise time, high drive ²³			t _{HRF,25pF}	
t _{SPI,FSCK,LD}	SCK fall time, standard drive ²³			t _{RF,25pF}	
t _{SPI,FSCK,HD}	SCK fall time, high drive ²³			t _{HRF,25pF}	
t _{SPI,WHSCK}	SCK high time ²³	(t _{CSCK} /2)			
		- t _{RSCK}			
t _{SPI,WLSCK}	SCK low time ²³	(t _{CSCK} /2)			
		$-t_{FSCK}$			
t _{SPI,SUMI}	MISO to CLK edge setup time	19			ns
t _{SPI,HMI}	CLK edge to MISO hold time	18			ns
t _{SPI,VMO}	CLK edge to MOSI valid			59	ns
t _{SPI,HMO}	MOSI hold time after CLK edge	20			ns




Figure 80: SPI master timing diagram

6.16 SPIM — Serial peripheral interface master with EasyDMA

The SPI master can communicate with multiple slaves using individual chip select signals for each of the slave devices attached to a bus.

Listed here are the main features for the SPIM

- SPI mode 0-3
- EasyDMA direct transfer to/from RAM for both SPI Slave and SPI Master
- Individual selection of IO pin for each SPI signal






Figure 81: SPIM — SPI master with EasyDMA

The SPIM does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPIM supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.

Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Active High)	0 (Leading)
SPI_MODE1	0 (Active High)	1 (Trailing)
SPI_MODE2	1 (Active Low)	0 (Leading)
SPI_MODE3	1 (Active Low)	1 (Trailing)

Table 69: SPI modes

6.16.1 SPI master transaction sequence

An SPI master transaction consists of a sequence started by the START task followed by a number of events, and finally the STOP task.

An SPI master transaction is started by triggering the START task. The ENDTX event will be generated when the transmitter has transmitted all bytes in the TXD buffer as specified in the TXD.MAXCNT register. The ENDRX event will be generated when the receiver has filled the RXD buffer, i.e. received the last possible byte as specified in the RXD.MAXCNT register.

Following a START task, the SPI master will generate an END event when both ENDRX and ENDTX have been generated.

The SPI master is stopped by triggering the STOP task. A STOPPED event is generated when the SPI master has stopped.

If the ENDRX event has not already been generated when the SPI master has come to a stop, the SPI master will generate the ENDRX event explicitly even though the RX buffer is not full.

NOPDIC

If the ENDTX event has not already been generated when the SPI master has come to a stop, the SPI master will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have not been transmitted.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in SPI master transaction on page 222.




Figure 82: SPI master transaction

6.16.2 Master mode pin configuration

The SCK, MOSI, and MISO signals associated with the SPI master are mapped to physical pins according to the configuration specified in the PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively.

The PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCK, PSEL.MOSI and PSEL.MISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in GPIO configuration on page 222 prior to enabling the SPI. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSEL.SCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSEL.MOSI	Output	0
MISO	As specified in PSEL.MISO	Input	Not applicable

Table 70: GPIO configuration



6.16.3 EasyDMA

The SPIM implements EasyDMA for accessing RAM without CPU involvement.

The SPIM peripheral implements the following EasyDMA channels:

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 71: SPIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 34.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next transmission immediately after having received the STARTED event.

The SPI master will automatically stop transmitting after TXD.MAXCNT bytes have been transmitted and RXD.MAXCNT bytes have been received. If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register. If TXD.MAXCNT is larger than RXD.MAXCNT, the superfluous received bytes will be discarded.

The ENDRX/ENDTX event indicate that EasyDMA has finished accessing respectively the RX/TX buffer in RAM. The END event gets generated when both RX and TX are finished accessing the buffers in RAM.

In the case of bus congestion as described in , data loss may occur.

6.16.4 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

6.16.5 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40004000	SPIM	SPIM0	SPI master		

Table 72: Instances

Register	Offset	Description
TASKS_START	0x010	Start SPI transaction
TASKS_STOP	0x014	Stop SPI transaction
TASKS_SUSPEND	0x01C	Suspend SPI transaction
TASKS_RESUME	0x020	Resume SPI transaction
EVENTS_STOPPED	0x104	SPI transaction has stopped
EVENTS_ENDRX	0x110	End of RXD buffer reached
EVENTS_END	0x118	End of RXD buffer and TXD buffer reached
EVENTS_ENDTX	0x120	End of TXD buffer reached
EVENTS_STARTED	0x14C	Transaction started
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt




Register	Offset	Description
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable SPIM
PSEL.SCK	0x508	Pin select for SCK
PSEL.MOSI	0x50C	Pin select for MOSI signal
PSEL.MISO	0x510	Pin select for MISO signal
FREQUENCY	0x524	SPI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
TXD.LIST	0x550	EasyDMA list type
CONFIG	0x554	Configuration register
ORC	0x5C0	Over-read character. Character clocked out in case and over-read of the TXD buffer.

Table 73: Register overview


6.16.5.1 TASKS_START

Address offset: 0x010 Start SPI transaction



6.16.5.2 TASKS_STOP

Address offset: 0x014 Stop SPI transaction



6.16.5.3 TASKS_SUSPEND

Address offset: 0x01C Suspend SPI transaction



Bit n	uml	ber			31 30	29	28	27 2	6 2	5 24	1 23	22	21	. 20	19	18 1	17	16 :	15	14 :	L3 1	L2 1	.1 1	.0 9	9 8	7	6	5	4	3	2	1 0
ID																																Α
Rese	t O	x00	000000		0 0	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 () (0	0	0	0	0	0	0 0
ID																																
Α	W	V	TASKS_SUSPEND		Suspend SPI transaction																											
				Trigger	1					Trigger task																						

6.16.5.4 TASKS_RESUME

Address offset: 0x020 Resume SPI transaction

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_RESUME			Resume SPI transaction
		Trigger	1	Trigger task

6.16.5.5 EVENTS_STOPPED

Address offset: 0x104

SPI transaction has stopped

Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_STOPPED			SPI transaction has stopped
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.16.5.6 EVENTS_ENDRX

Address offset: 0x110
End of RXD buffer reached

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_ENDRX			End of RXD buffer reached
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.16.5.7 EVENTS_END

Address offset: 0x118

End of RXD buffer and TXD buffer reached



Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_END			End of RXD buffer and TXD buffer reached
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.16.5.8 EVENTS_ENDTX

Address offset: 0x120

End of TXD buffer reached

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_ENDTX			End of TXD buffer reached
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.16.5.9 EVENTS_STARTED

Address offset: 0x14C
Transaction started

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_STARTED			Transaction started
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.16.5.10 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END_START			Shortcut between event END and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

6.16.5.11 INTENSET

Address offset: 0x304

Enable interrupt



Bit num	ber 		31	30 29	28 2	27 2	26 25	5 24	23 2	2 2:	1 20	19	18	17	16	15 1	4 1	3 12	11	10	9 8	7	6	5	4	3 2	2 1	0
ID												Ε									C		С		В		Α	
Reset 0	x00000000		0	0 0	0	0 (0 0	0	0 (0 0	0	0	0	0	0	0 (0 (0	0	0	0 0	0	0	0	0	0 (0	0
ID A																												
A R	W STOPPED								Writ	te '1	l' to	ena	able	e int	err	upt	for	eve	nt S	ТОР	PED							
		Set	1						Enal	ble																		
		Disabled	0						Read	d: D	isab	oled	ı															
		Enabled	1						Read	d: E	nab	led																
B R'	W ENDRX								Writ	te '1	l' to	ena	able	e int	err	upt	for	eve	nt E	NDR	X							
		Set	1						Enal	ble																		
		Disabled	0						Read	d: D	isab	oled	ı															
		Enabled	1						Read	d: E	nab	led																
C R	W END								Writ	te '1	l' to	ena	able	e int	err	upt	for	eve	nt E	ND								
		Set	1						Enal	ble																		
		Disabled	0						Read	d: D	isab	oled	ı															
		Enabled	1						Read	d: E	nab	led																
D R	W ENDTX								Writ	te '1	l' to	ena	able	e int	err	upt	for	eve	nt E	NDT	X							
		Set	1						Enal	ble																		
		Disabled	0						Read	d: D	isab	oled	ı															
		Enabled	1						Read	d: E	nab	led																
E R'	W STARTED								Writ	te '1	l' to	ena	able	int	err	upt	for	eve	nt S	TAR	ΓED							
		Set	1						Enal	ble																		
		Disabled	0						Read	d: D	isab	oled	ı															
		Enabled	1						Read	d: E	nab	led																

6.16.5.12 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDRX			Write '1' to disable interrupt for event ENDRX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW END			Write '1' to disable interrupt for event END
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ENDTX			Write '1' to disable interrupt for event ENDTX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Е	RW STARTED			Write '1' to disable interrupt for event STARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 0 D
ID E D C B A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.16.5.13 ENABLE

Address offset: 0x500

Enable SPIM

Bit number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АААА
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW ENABLE			Enable or disable SPIM
	Disabled	0	Disable SPIM
	Enabled	7	Enable SPIM

6.16.5.14 PSEL.SCK

Address offset: 0x508

Pin select for SCK

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.16.5.15 PSEL.MOSI

Address offset: 0x50C Pin select for MOSI signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.16.5.16 PSEL.MISO

Address offset: 0x510

Pin select for MISO signal



Bit nu	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.16.5.17 FREQUENCY

Address offset: 0x524

SPI frequency. Accuracy depends on the HFCLK source selected.

Bit nu	mber		31	. 30 2	29 2	28 2	7 2	6 25	5 24	23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	. 0
ID			Α	Α	Α /	Δ Δ	Δ Δ	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	A	Α.	A A	. A	ιA	A
Reset	0x0400000		0	0	0 (0 0) 1	. 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0
ID																																
Α	RW FREQUENCY									SF	Pl m	nast	er c	lata	rat	te																
		K125	0x	0200	000	00				12	25 k	bps	5																			
		K250	0x	0400	000	00				25	50 k	bps	5																			
		K500	0x	080	000	00				50	00 k	bps	5																			
		M1	0x	1000	000	00				1	Mb	ps																				
		M2	0x	2000	000	00				2	Mb	ps																				
		M4	0x	4000	000	00				4	Mb	ps																				
		M8	0x	8000	000	00				8	Mb	ps																				

6.16.5.18 RXD.PTR

Address offset: 0x534

Data pointer

Bit n	ımber	31	130	29	28	27	26	25	24	23	22	21 2	20 1	9 1	8 17	16	15	14 :	13 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
ID		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Α Α	A	Α	Α	Α	Α.	A A	4 A	Α	Α	Α	Α	Α	Α	Α .	Α.	A A
Rese	t 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 0
ID																														
Α	RW PTR									Da	ta p	oin	ter																	

Note: See the memory chapter for details about which memories are available for EasyDMA.

6.16.5.19 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer


Α	RW MAXCNT	[00x3FFF]	Maximum number of bytes in receive buffer	
ID				
Res	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID			A A A A A A A A A A A A A A A A A A A	A A
Bit r	number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	L 0



6.16.5.20 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction



6.16.5.21 RXD.LIST

Address offset: 0x540 EasyDMA list type

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АА
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW LIST			List type
		Disabled	0	Disable EasyDMA list
		ArrayList	1	Use array list

6.16.5.22 TXD.PTR

Address offset: 0x544

Data pointer



Note: See the memory chapter for details about which memories are available for EasyDMA.

6.16.5.23 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Α	RW MAXCNT	[00x3FFF]	Maximum number of bytes in transmit buffer
ID			
Res	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit	number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0






6.16.5.24 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction




6.16.5.25 TXD.LIST

Address offset: 0x550 EasyDMA list type

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АА
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW LIST			List type
		Disabled	0	Disable EasyDMA list
		ArrayList	1	Use array list

6.16.5.26 CONFIG

Address offset: 0x554 Configuration register



6.16.5.27 ORC

Address offset: 0x5C0

Over-read character. Character clocked out in case and over-read of the TXD buffer.



Bit number	31 30 29 28 27 26 25 2	4 23 22 2	21 20 1	19 18	17 10	5 15	14 13	3 12 1	1 10 9	9 8	7	6	5 4	4 3	2	1 0
ID.																Α Α
Reset 0x00000000	0 0 0 0 0 0 0 0	000	0 0	0 0	0 0	0	0 0	0 0	0 0	0 0						
ID Acce Field																

read of the TXD buffer.

6.16.6 Electrical specification

6.16.6.1 SPIM master interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPIM}	Bit rates for SPIM ²⁴			8 ²⁵	Mbps
t _{SPIM,START}	Time from START task to transmission started				μs

6.16.6.2 Serial Peripheral Interface Master (SPIM) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{SPIM,CSCK}	SCK period				ns
t _{SPIM,RSCK,LD}	SCK rise time, standard drive ^a			t _{RF,25pF}	
$t_{SPIM,RSCK,HD}$	SCK rise time, high drive ^a			t _{HRF,25pF}	
t _{SPIM,FSCK,LD}	SCK fall time, standard drive ^a			t _{RF,25pF}	
$t_{\text{SPIM,FSCK,HD}}$	SCK fall time, high drive ^a			t _{HRF,25pF}	
t _{SPIM,WHSCK}	SCK high time ^a	(0.5*t _{CSC}	СК		
		- t _{RSCK}			
t _{SPIM,WLSCK}	SCK low time ^a	(0.5*t _{CSC}	ck)		
		- t _{FSCK}			
t _{SPIM,SUMI}	MISO to CLK edge setup time	19			ns
t _{SPIM,HMI}	CLK edge to MISO hold time	18			ns
t _{SPIM,VMO}	CLK edge to MOSI valid			59	ns
t _{SPIM,HMO}	MOSI hold time after CLK edge	20			ns



High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

The actual maximum data rate depends on the slave's CLK to MISO and MOSI setup and hold timings.

^a At 25pF load, including GPIO pin capacitance, see GPIO spec.




Figure 83: SPIM timing diagram

6.17 SPIS — Serial peripheral interface slave with EasyDMA

SPI slave (SPIS) is implemented with EasyDMA support for ultra-low power serial communication from an external SPI master. EasyDMA, in conjunction with hardware-based semaphore mechanisms, removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.




Figure 84: SPI slave

The SPIS supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.



Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Active High)	0 (Trailing Edge)
SPI_MODE1	0 (Active High)	1 (Leading Edge)
SPI_MODE2	1 (Active Low)	0 (Trailing Edge)
SPI_MODE3	1 (Active Low)	1 (Leading Edge)

Table 74: SPI modes

6.17.1 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used.

Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in Instantiation on page 17 shows which peripherals have the same ID as the SPI slave.

6.17.2 EasyDMA

The SPIS implements EasyDMA for accessing RAM without CPU involvement.

The SPIS peripheral implements the following EasyDMA channels.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 75: SPIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 34.

If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register.

The END event indicates that EasyDMA has finished accessing the buffer in RAM.

6.17.3 SPI slave operation

SPI slave uses two memory pointers, RXD.PTR and TXD.PTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

See SPI transaction when shortcut between END and ACQUIRE is enabled on page 236.

Before the CPU can safely update the RXD.PTR and TXD.PTR pointers, it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXD.PTR and TXD.PTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it. The CPU releases the semaphore by triggering the RELEASE task. This is illustrated in SPI transaction when shortcut between END and ACQUIRE is enabled on page 236. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect.



The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXD.PTR register, the TXD.PTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU.

The SPI slave will try to acquire the semaphore when CSN goes low. If the SPI slave does not manage to acquire the semaphore at this point, the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in SPI transaction when shortcut between END and ACQUIRE is enabled on page 236, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available, the SPI slave can be granted multiple transactions one after the other. If the CPU is not able to reconfigure the TXD.PTR and RXD.PTR between granted transactions, the same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END_ACQUIRE shortcut can be used. With this shortcut enabled, the semaphore will be handed over to the CPU automatically after the granted transaction has completed. This enables the CPU to update the TXPTR and RXPTR between every granted transaction.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.

The MAXRX register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than MAXRX number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The MAXTX parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than MAXTX number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The RXD.AMOUNT and TXD.AMOUNT registers are updated when a granted transaction is completed. The TXD.AMOUNT register indicates how many bytes were read from the TX buffer in the last transaction. This does not include the ORC (over-read) characters. Similarly, the RXD.AMOUNT register indicates how many bytes were written into the RX buffer in the last transaction.

The ENDRX event is generated when the RX buffer has been filled.






Figure 85: SPI transaction when shortcut between END and ACQUIRE is enabled

6.17.4 Pin configuration

The CSN, SCK, MOSI, and MISO signals associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of any of these registers is set to Disconnected, the associated SPI slave signal will not be connected to any physical pins.

The PSEL.CSN, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode. See POWER — Power supply on page 46 chapter for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 237 before enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled, or if the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.

NORDIC*

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI signal	SPI pin	Direction	Output value Comment
CSN	As specified in PSEL.CSN	Input	Not applicable
SCK	As specified in PSEL.SCK	Input	Not applicable
MOSI	As specified in PSEL.MOSI	Input	Not applicable
MISO	As specified in PSEL.MISO	Input	Not applicable Emulates that the SPI slave is not selected.

Table 76: GPIO configuration before enabling peripheral

6.17.5 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40004000	SPIS	SPIS0	SPI slave	

Table 77: Instances

Register	Offset	Description	
TASKS_ACQUIRE	0x024	Acquire SPI semaphore	
TASKS_RELEASE	0x028	Release SPI semaphore, enabling the SPI slave to acquire it	
EVENTS_END	0x104	Granted transaction completed	
EVENTS_ENDRX	0x110	End of RXD buffer reached	
EVENTS_ACQUIRED	0x128	Semaphore acquired	
SHORTS	0x200	Shortcuts between local events and tasks	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
SEMSTAT	0x400	Semaphore status register	
STATUS	0x440	Status from last transaction	
ENABLE	0x500	Enable SPI slave	
PSEL.SCK	0x508	Pin select for SCK	
PSEL.MISO	0x50C	Pin select for MISO signal	
PSEL.MOSI	0x510	Pin select for MOSI signal	
PSEL.CSN	0x514	Pin select for CSN signal	
PSELSCK	0x508	Pin select for SCK	Deprecated
PSELMISO	0x50C	Pin select for MISO	Deprecated
PSELMOSI	0x510	Pin select for MOSI	Deprecated
PSELCSN	0x514	Pin select for CSN	Deprecated
RXDPTR	0x534	RXD data pointer	Deprecated
MAXRX	0x538	Maximum number of bytes in receive buffer	Deprecated
AMOUNTRX	0x53C	Number of bytes received in last granted transaction	Deprecated
RXD.PTR	0x534	RXD data pointer	
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer	
RXD.AMOUNT	0x53C	Number of bytes received in last granted transaction	
RXD.LIST	0x540	EasyDMA list type	
TXDPTR	0x544	TXD data pointer	Deprecated
MAXTX	0x548	Maximum number of bytes in transmit buffer	Deprecated
AMOUNTTX	0x54C	Number of bytes transmitted in last granted transaction	Deprecated
TXD.PTR	0x544	TXD data pointer	
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer	
TXD.AMOUNT	0x54C	Number of bytes transmitted in last granted transaction	
TXD.LIST	0x550	EasyDMA list type	
CONFIG	0x554	Configuration register	




Register	Offset	Description
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.
ORC	0x5C0	Over-read character

Table 78: Register overview

6.17.5.1 TASKS_ACQUIRE

Address offset: 0x024
Acquire SPI semaphore



6.17.5.2 TASKS_RELEASE

Address offset: 0x028

Release SPI semaphore, enabling the SPI slave to acquire it

Bit r	number		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A	
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_RELEASE			Release SPI semaphore, enabling the SPI slave to acquire it
		Trigger	1	Trigger task

6.17.5.3 EVENTS_END

Address offset: 0x104

Granted transaction completed

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_END			Granted transaction completed
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.17.5.4 EVENTS ENDRX

Address offset: 0x110

End of RXD buffer reached



Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_ENDRX			End of RXD buffer reached
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.17.5.5 EVENTS_ACQUIRED

Address offset: 0x128 Semaphore acquired

Bit n	umber		31	30	29	28 2	27 2	6 25	24	23	22	21	20	19 1	8 1	7 16	5 15	14	13 :	12 1	1 10	9	8	7	6	5	4	3	2 1	0
ID																														Α
Rese	t 0x00000000		0	0	0	0	0 (0	0	0	0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0
ID																														
Α	RW EVENTS_ACQUIRED									Se	ma	pho	re a	acqı	iire	b														
		NotGenerated	0							Event not generated																				
		Generated	1							Ev	ent	ger	nera	ited																

6.17.5.6 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW END_ACQUIRE			Shortcut between event END and task ACQUIRE
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

6.17.5.7 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END			Write '1' to enable interrupt for event END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDRX			Write '1' to enable interrupt for event ENDRX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ACQUIRED			Write '1' to enable interrupt for event ACQUIRED



Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			C B A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
	Set	1	Enable
	Set Disabled	0	Enable Read: Disabled

6.17.5.8 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END			Write '1' to disable interrupt for event END
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDRX			Write '1' to disable interrupt for event ENDRX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ACQUIRED			Write '1' to disable interrupt for event ACQUIRED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.17.5.9 SEMSTAT

Address offset: 0x400

Semaphore status register

Bit n	umber		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				A
Rese	et 0x00000001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	R SEMSTAT			Semaphore status
		Free	0	Semaphore is free
		CPU	1	Semaphore is assigned to CPU
		SPIS	2	Semaphore is assigned to SPI slave
		CPUPending	3	Semaphore is assigned to SPI but a handover to the CPU is
				pending

6.17.5.10 STATUS

Address offset: 0x440

Status from last transaction

Individual bits are cleared by writing a $\ensuremath{\mathtt{1}}$ to the bits that shall be cleared



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			B A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW OVERREAD			TX buffer over-read detected, and prevented
	NotPresent	0	Read: error not present
	Present	1	Read: error present
	Clear	1	Write: clear error on writing '1'
B RW OVERFLOW			RX buffer overflow detected, and prevented
	NotPresent	0	Read: error not present
	Present	1	Read: error present
	Clear	1	Write: clear error on writing '1'

6.17.5.11 ENABLE

Address offset: 0x500

Enable SPI slave

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW ENABLE			Enable or disable SPI slave
		Disabled	0	Disable SPI slave
		Enabled	2	Enable SPI slave

6.17.5.12 PSEL.SCK

Address offset: 0x508

Pin select for SCK

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.17.5.13 PSEL.MISO

Address offset: 0x50C

Pin select for MISO signal



Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	A A A A
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.17.5.14 PSEL.MOSI

Address offset: 0x510 Pin select for MOSI signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect


6.17.5.15 PSEL.CSN

Address offset: 0x514 Pin select for CSN signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ААААА
Rese	t OxFFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.17.5.16 PSELSCK (Deprecated)

Address offset: 0x508 Pin select for SCK



6.17.5.17 PSELMISO (Deprecated)

Address offset: 0x50C



Pin select for MISO

		Disconnected	0xFFFFFFF	Disconnect
Α	RW PSELMISO		[031]	Pin number configuration for SPI MISO signal
ID				
Rese	et OxFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID			A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit r	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.17.5.18 PSELMOSI (Deprecated)

Address offset: 0x510 Pin select for MOSI

Α	Acce Field RW PSELMOSI	value ID	[0								otion mber		figur	atio	n fo	SPI	MOS	l sig	nal							
									De		otion															П
ID																										4
Reset	0xFFFFFFF		1	1 1	l 1	1	1	1 1	1	1	1 1	1	1 1	1	1	1	1 :	l 1	1	1 1	l 1	. 1	1	1 1	1	1
ID			Α	A A	A A	Α	Α .	A A	Α	Α	А А	Α.	А А	Α	A	A A	A	A	Α	A A	Δ Δ	A	Α	A A	Α	Α
Bit nu	mber		313	30 2	9 28	3 27	26 2	25 24	23	22 2	21 20	19 1	.8 17	16	15 1	4 13	12 1	1 10	9	8 7	7 6	5	4	3 2	1	0

6.17.5.19 PSELCSN (Deprecated)

Address offset: 0x514
Pin select for CSN

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A	
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PSELCSN		[031]	Pin number configuration for SPI CSN signal
		Disconnected	0xFFFFFFF	Disconnect

6.17.5.20 RXDPTR (Deprecated)

Address offset: 0x534 RXD data pointer

ID A A A A A A A A A A A A A A A A A A A
ID A A A A A A A A A A A A A A A A A A A
bit number 51 30 29 26 27 20 25 24 25 22 21 20 19 16 17 10 15 14 15 12 11 10 9 6 7 6 5 4 5
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3

See the memory chapter for details about which memories are available for EasyDMA.

6.17.5.21 MAXRX (Deprecated)

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 ID Acce Field Value ID Value Description
ID AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
21 20 20 20 27 27 27 24 20 20 10 17 16 15 14 12 12 11 10 0 0 7 7 7 7 7 4 2 2 2 1

6.17.5.22 AMOUNTRX (Deprecated)

Address offset: 0x53C

Number of bytes received in last granted transaction

Α	R AMOUNTRX	[00x3FFF]	Number of byte	es received i	n the l	ast gra	nted	tran	sact	ion			
ID													
Res	et 0x00000000	0 0 0 0 0 0 0	00000	0 0 0 0	0 0	0 0	0 0	0	0 (0	0	0 (0 0
ID					А	А А	АА	Α	A A	A A	Α	A A	A A A
Bit	number	31 30 29 28 27 26 25 2	4 23 22 21 20 19	18 17 16 15	14 13	12 11	10 9	8	7 6	5 5	4	3 2	2 1 0

6.17.5.23 RXD.PTR

Address offset: 0x534

RXD data pointer

Bit n	umber		31	30	29 2	28 2	7 26	6 2	5 24	23	22	21	20 1	L9 1	8 17	16	15	14 1	3 12	2 11	. 10	9	8	7	6 5	5 4	3	2	1	0
ID			Α	Α	Α.	Α ,	4 A		A	Α	Α	Α	Α	A A	A A	Α	Α	Α ,	Α Α	Α	Α	Α	A	4	A A	Δ Δ	A	Α	A	A
Rese	t 0x00000000		0	0	0	0 (0 0) C	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0
ID	Acce Field	Value ID	Va	lue						D€	escr	ipti	on																	
Α	RW PTR									RX	(D d	lata	poi	nte	r															

See the memory chapter for details about which memories are available for EasyDMA.

6.17.5.24 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

A RW MAX	NT	[00x3FFF]	Maximum number of bytes in receive buffer
ID Acce Field			Description
Reset 0x0000000	0	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.17.5.25 RXD.AMOUNT

Address offset: 0x53C

Number of bytes received in last granted transaction


Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A R AMOUNT	[00x3FFF]	Number of bytes received in the last granted transaction
	ID Acce Field		
	Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID		A A A A A A A A A A A A A A A A A A A
	Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



6.17.5.26 RXD.LIST

Address offset: 0x540

EasyDMA list type



6.17.5.27 TXDPTR (Deprecated)

Address offset: 0x544

TXD data pointer

Bit n	umber	31	30	29	28	27	26	25	24	23	22 2	21 2	0 1	9 18	3 17	' 16	15	14	13	12	11	10	9	8	7	6 5	5 4	3	2	1 (
ID		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α /	A A	4 A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α /	Δ,	Δ /	A A	A	Α	A A
Rese	et 0x00000000	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0 0
ID																														
Α	RW TXDPTR									ΤXΙ) da	ata p	nioc	nter																
														ory for I				r d	etai	ils a	bo	ut v	vhi	ch n	ner	nor	ies			

6.17.5.28 MAXTX (Deprecated)

Address offset: 0x548

Maximum number of bytes in transmit buffer

Α	RW MAXTX	[00	Ox3F	FF]				Ma	xim	num	nun	ber	of b	ytes	in t	rans	mit	buf	fer							
ID																										
Rese	t 0x00000000	0	0 (0 (0 (0 0	0	0	0	0 0	0	0	0 0	0	0	0 (0	0	0	0 (0	0 0	0	0	0	0 0
ID																A A	A	Α	Α	A A	Δ.	A A	A	Α	Α	A A
Bit r	umber	313	30 2	9 28	27 2	6 25	5 24	23	22 2	21 20	0 19	18 1	.7 1	5 15	14 :	.3 1	2 11	. 10	9	8 7	7	6 5	5 4	3	2	1 0

6.17.5.29 AMOUNTTX (Deprecated)

Address offset: 0x54C

Number of bytes transmitted in last granted transaction


Bit nu	mber	31 30 2	29 28 2	7 26	25 24	4 23 2	22 23	1 20 :	19 18	3 17 1	16 15	14	13 1	2 11	10	9	8 7	6	5	4	3 2	2 1	0
ID													A A	A	Α	Α	A A	\ A	Α	Α	A A	A A	Α
Reset	0x00000000	0 0	0 0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0 (0	0	0	0 0	0	0	0	0 (0	0
ID																							
Α	R AMOUNTTX	[00x3	FFF]			Nur	nbei	of b	ytes	trans	mitt	ed in	ı las	t gra	nte	d tr	ansa	ctic	on				_

6.17.5.30 TXD.PTR

Address offset: 0x544



TXD data pointer



6.17.5.31 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

	RW MAXCNT	[00x3FFF]	Maximum number of bytes in transmit buffer
ID			
Res	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit r	number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.17.5.32 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transmitted in last granted transaction

A R AMOUNT	[00x3FFF]	Number of bytes transmitted in last granted transaction
ID Acce Field		Description
Reset 0x00000000	0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.17.5.33 TXD.LIST

Address offset: 0x550 EasyDMA list type

Bit number		31 30 29 28 2	7 26 25 24	23 22 2	21 20 1	19 18 1	7 16 1	5 14 1	3 12 1	.1 10	9 8	7	6	5	4 3	2	1 0
ID																	A A
Reset 0x00000000		0 0 0 0 0	0 0 0	0 0	0 0	0 0 0	0 (0 0	0 0	0 0	0 0	0	0	0	0 (0	0 0
ID Acce Field																	
A RW LIST				List typ	ре												
	Disabled	0		Disable	e Easy[DMA lis	t										
	ArrayList	1		Use ar	ray list												

6.17.5.34 CONFIG

Address offset: 0x554 Configuration register



Bit r	umber		31 30 29 28 27 26	$25\; 24\; 23\; 22\; 21\; 20\; 19\; 18\; 17\; 16\; 15\; 14\; 13\; 12\; 11\; 10\; 9\; 8\; 7\; 6\; 5\; 4\; 3\; 2\; 1\; 0$
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW ORDER			Bit order
		MsbFirst	0	Most significant bit shifted out first
		LsbFirst	1	Least significant bit shifted out first
В	RW CPHA			Serial clock (SCK) phase
		Leading	0	Sample on leading edge of clock, shift serial data on trailing
				edge
		Trailing	1	Sample on trailing edge of clock, shift serial data on leading
				edge
С	RW CPOL			Serial clock (SCK) polarity
		ActiveHigh	0	Active high
		ActiveLow	1	Active low

6.17.5.35 DEF

Address offset: 0x55C

Default character. Character clocked out in case of an ignored transaction.

Bit r	number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A
Res	et 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Description
Α	RW DEF		Default character. Character clocked out in case of an
			ignored transaction.

6.17.5.36 ORC

Address offset: 0x5C0

Over-read character

Bit nur	mber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A
Reset	0x0000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		
Α	RW ORC	Over-read character. Character clocked out after an over-
		read of the transmit buffer.

6.17.6 Electrical specification

6.17.6.1 SPIS slave interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPIS}	Bit rates for SPIS ²⁶			8 ²⁷	Mbps
t _{SPIS,START}	Time from RELEASE task to receive/transmit (CSN active)				μs


High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.



The actual maximum data rate depends on the master's CLK to MISO and MOSI setup and hold timings.

6.17.6.2 Serial Peripheral Interface Slave (SPIS) timing specifications

Description	Min.	Тур.	Max.	Units
SCK input period				ns
SCK input rise/fall time			30	ns
SCK input high time	30			ns
SCK input low time	30			ns
CSN to CLK setup time				ns
CLK to CSN hold time	1000			ns
CSN to MISO driven				ns
CSN to MISO valid ²⁸			1000	ns
CSN to MISO disabled ²⁸			68	ns
CSN inactive time	300			ns
CLK edge to MISO valid			19	ns
MISO hold time after CLK edge	18 ²⁹			ns
MOSI to CLK edge setup time	59			ns
CLK edge to MOSI hold time	20			ns
	SCK input period SCK input rise/fall time SCK input high time SCK input low time CSN to CLK setup time CLK to CSN hold time CSN to MISO driven CSN to MISO valid ²⁸ CSN to MISO disabled ²⁸ CSN inactive time CLK edge to MISO valid MISO hold time after CLK edge MOSI to CLK edge setup time	SCK input period SCK input rise/fall time SCK input high time SCK input low time SCK input low time CLK to CSN to CLK setup time CLK to CSN hold time CSN to MISO driven CSN to MISO valid 28 CSN to MISO disabled28 CSN inactive time CSN to MISO valid MISO hold time after CLK edge MOSI to CLK edge setup time 59	SCK input period	SCK input period






Figure 86: SPIS timing diagram

NORDIC

²⁸ At 25 pF load, including GPIO capacitance, see GPIO electrical specification.

This is to ensure compatibility to SPI masters sampling MISO on the same edge as MOSI is output




Figure 87: Common SPIM and SPIS timing diagram

6.18 SWI — Software interrupts

A set of interrupts have been reserved for use as software interrupts.

6.18.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40014000	SWI	SWI0	Software interrupt 0	
0x40015000	SWI	SWI1	Software interrupt 1	
0x40016000	SWI	SWI2	Software interrupt 2	
0x40017000	SWI	SWI3	Software interrupt 3	
0x40018000	SWI	SWI4	Software interrupt 4	
0x40019000	SWI	SWI5	Software interrupt 5	

Table 79: Instances

6.19 TEMP — Temperature sensor

The temperature sensor measures die temperature over the temperature range of the device. Linearity compensation can be implemented if required by the application.

Listed here are the main features for TEMP:

- Temperature range is greater than or equal to operating temperature of the device
- Resolution is 0.25 degrees

TEMP is started by triggering the START task.

When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register.



To achieve the measurement accuracy stated in the electrical specification, the crystal oscillator must be selected as the HFCLK source, see CLOCK — Clock control on page 60 for more information.

When the temperature measurement is completed, TEMP analog electronics power down to save power.

TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

6.19.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000C000	TEMP	TEMP	Temperature sensor	

Table 80: Instances


Register	Offset	Description
TASKS_START	0x000	Start temperature measurement
TASKS_STOP	0x004	Stop temperature measurement
EVENTS_DATARDY	0x100	Temperature measurement complete, data ready
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
TEMP	0x508	Temperature in °C (0.25° steps)
A0	0x520	Slope of first piecewise linear function
A1	0x524	Slope of second piecewise linear function
A2	0x528	Slope of third piecewise linear function
A3	0x52C	Slope of fourth piecewise linear function
A4	0x530	Slope of fifth piecewise linear function
A5	0x534	Slope of sixth piecewise linear function
B0	0x540	y-intercept of first piecewise linear function
B1	0x544	y-intercept of second piecewise linear function
B2	0x548	y-intercept of third piecewise linear function
В3	0x54C	y-intercept of fourth piecewise linear function
B4	0x550	y-intercept of fifth piecewise linear function
B5	0x554	y-intercept of sixth piecewise linear function
ТО	0x560	End point of first piecewise linear function
T1	0x564	End point of second piecewise linear function
T2	0x568	End point of third piecewise linear function
T3	0x56C	End point of fourth piecewise linear function
T4	0x570	End point of fifth piecewise linear function

Table 81: Register overview

6.19.1.1 TASKS_START

Address offset: 0x000

Start temperature measurement






6.19.1.2 TASKS_STOP

Address offset: 0x004


Stop temperature measurement



6.19.1.3 EVENTS DATARDY

Address offset: 0x100


Temperature measurement complete, data ready



6.19.1.4 INTENSET

Address offset: 0x304

Enable interrupt




6.19.1.5 INTENCLR

Address offset: 0x308

Disable interrupt





6.19.1.6 TEMP

Address offset: 0x508

Temperature in °C (0.25° steps)

Bit n	umber	31	30 2	29 2	8 2	7 26	25	24	23	22	21	20 :	19 1	18 1	7 16	5 15	5 14	13	12	11 1	.0 9	8	7	6	5	4	3	2	1 0
ID		А	Α.	A A	Δ Δ	A	Α	Α	Α	Α	Α	Α	A	A A	A A	A	Α	Α	Α	A	4 A	Α	Α	Α	Α	Α	Α	Α.	А А
Rese	t 0x00000000	0	0	0 (0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0
Α	R TEMP								Te	mp	erat	ture	e in	°C (0.25	5° st	teps	5)											
									Re	sul	t of	ten	npe	ratu	ıre ı	mea	sur	em	ent	. Die	ter	npe	rat	ure	in '	°C,			
									2's	s co	mp	lem	ent	for	mat	t, 0.	25 °	°C s	teps	5.									
									De	ecis	ion	poi	nt: l	DAT	ARE	ΟY													

6.19.1.7 A0

Address offset: 0x520

Slope of first piecewise linear function

A RW A0		Slope of fi	rst pie	cewis	se lin	ear f	uncti	ion								
ID Acce Field																
Reset 0x00000326	0 0 0 0 0 0 0	0 0 0 0	0 0 (0 0	0 (0	0 0	0	0	1 1	. 0	0	1	0 0	1	1
ID								Α	Α .	A A	A	Α	Α .	4 Δ	A	Α .
Bit number	31 30 29 28 27 26 25	24 23 22 21 2	0 19 1	8 17	16 1	5 14	13 12	2 11	10	9 8	3 7	6	5	4 3	2	1

6.19.1.8 A1

Address offset: 0x524

Slope of second piecewise linear function

Α	RW A1			Slope of second piecewise linear function		
ID						
Reset 0x00000348		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 1 0 1 0 0 1 0 0 0		
ID					A A A A A A A A A A A	
Bit r	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12	2 11 10 9 8 7 6 5 4 3 2 1 0	

6.19.1.9 A2

Address offset: 0x528

Slope of third piecewise linear function



Reset 0x000003AA	111010	1010
	111010.	1 0 1 0
	A A A A A A	AAAA
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 1	9 8 7 6 5 4	3 2 1 0

6.19.1.10 A3

Address offset: 0x52C


Slope of fourth piecewise linear function

Α	RW A3							S	lop	e o	f fo	urth	pie	cew	ise	line	ar f	unc	tior	1								
ID																												
Rese	t 0x0000040E	0	0	0 0	0	0	0	0 () (0 0	0	0	0	0 () (0	0	0	0	1 () (0	0	0	0	1	1	1 0
ID																			Α	A	Α Α	A A	А	Α	Α	Α	Α	A A
Bit n	umber	313	30 2	9 2	8 27	26	25 2	24 2	3 2	2 2	1 20) 19	18 1	17 1	6 1	5 14	13	12	11 :	10 9	9 8	3 7	6	5	4	3	2	1 0

6.19.1.11 A4

Address offset: 0x530

Slope of fifth piecewise linear function



6.19.1.12 A5

Address offset: 0x534

Slope of sixth piecewise linear function

Bit nu	mber	31 30	29	28 2	7 26	25 2	24 2	3 22	21 2	20 19	9 18	17 1	16 1	5 14	13 1	2 11	. 10	9	8	7	6 5	4	3	2	1 0
ID																А	Α	Α	Α	Α.	A A	A	Α	Α	А А
Reset	0x000005A3	0 0	0	0 0	0	0	0 (0	0	0 0	0	0	0 0	0	0	0 0	1	0	1	1	0 1	. 0	0	0	1 1
ID																									
Α	RW A5						S	lope	of s	ixth	pied	ewi	se li	nea	r fun	ctior	1								

6.19.1.13 BO

Address offset: 0x540

y-intercept of first piecewise linear function


Α	RW B0					ıi-v	nter	cept	of fir	st pi	ecev	vise	line	ar fı	unc	tion								
ID																								
Res	et 0x00003FEF	0 0	0 0	0 0	0 0	0	0 (0 0	0 (0 0	0	0 (1	1	1	1	1 1	1	1	1	0	1 :	1 1	1
ID													Α	Α	Α	A	4 Α	. A	Α	Α	Α	A A	А А	Α
Bit r	umber	31 30	29 28	27 26 2	25 24	1 23	22 2	1 20	19 1	.8 17	16	15 1	4 13	12	11	10 !	9 8	7	6	5	4	3 2	2 1	0



6.19.1.14 B1

Address offset: 0x544

y-intercept of second piecewise linear function



6.19.1.15 B2

Address offset: 0x548


y-intercept of third piecewise linear function

ID A A A A A A A A A A A A A A A A A A A	ID Acce Field	Value	Description
	Reset 0x00003FBE	0 0 0 0 0 0 0	
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	Dit Humber	31 30 29 26 27 20 2.	

6.19.1.16 B3

Address offset: 0x54C

y-intercept of fourth piecewise linear function



6.19.1.17 B4

Address offset: 0x550

y-intercept of fifth piecewise linear function

Α	RW B4	y-intercept of fifth piecewise linear function
ID		Value Description
Rese	et 0x00000124	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.19.1.18 B5

Address offset: 0x554

y-intercept of sixth piecewise linear function

NORDIC

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 10 A A A A A A A A A A A A A A A A A A A
Sit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
21 20 20 20 27 26 27 24 22 22 24 20 40 40 47 46 47 44 42 42 44 40 0 0 7 6 7 4 2 2 2 4

6.19.1.19 TO

Address offset: 0x560


End point of first piecewise linear function

Α	RW TO							En	ıd p	oint	t of	first	pied	ew	ise	ine	ar fı	ınct	ion								
ID																											
Rese	t 0x000000E2	0	0 (0 0	0	0 (0	0	0	0	0 (0 0	0	0	0	0 (0	0	0	0 () 1	1	1	0	0	0	1 0
ID																					А	А	Α	Α	Α	Α	A A
Bit n	umber	313	30 2	9 28	27	26 2	5 24	23	22	21	20 1	.9 18	3 17	16	15 1	L4 1	3 12	2 11	10	9 8	3 7	6	5	4	3	2	1 0

6.19.1.20 T1

Address offset: 0x564

End point of second piecewise linear function



6.19.1.21 T2

Address offset: 0x568

End point of third piecewise linear function

Bit no	ımber	31 30	29	28 2	7 26	5 25	24	23 2	2 2	1 20	19	18 1	.7 16	5 15	14 :	3 12	2 11	10	9 8	3 7	6	5	4	3 2	1	0
ID																				Α	Α	Α	Α.	ΑД	Α	Α
Rese	t 0x00000019	0 0	0	0 0	0	0	0	0 (0 (0	0	0	0 0	0	0	0 0	0	0	0 (0	0	0	1	1 0	0	1
ID								Desc																		
Α	RW T2							End	poi	nt o	f thi	rd p	iece	wis	e lin	ear	unc	tion								

6.19.1.22 T3

Address offset: 0x56C

End point of fourth piecewise linear function

Bit number	31 30 29 28 27	26 25 24 23 22 21 20 1	9 18 17 16 15 14	13 12 11 10 9 8	7 6	5 4	3 2	2 1 0
ID					А А	АА	A A	A A A
Reset 0x0000003C	0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0	1 1	1 1	1 0 0
ID Acce Field Value	ue ID Value	Description						


RW T3 End point of fourth piecewise linear function



6.19.1.23 T4

Address offset: 0x570

End point of fifth piecewise linear function



6.19.2 Electrical specification

6.19.2.1 Temperature Sensor Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{TEMP}	Time required for temperature measurement		36		μs
T _{TEMP,RANGE}	Temperature sensor range	-40		85	°C
T _{TEMP,ACC}	Temperature sensor accuracy	-5		5	°C
T _{TEMP,RES}	Temperature sensor resolution		0.25		°C
T _{TEMP,STB}	Sample to sample stability at constant device temperature		+/-0.25		°C
T _{TEMP,OFFST}	Sample offset at 25°C	-2.5		2.5	°C

$6.20 \text{ TWI} - I^2 \text{C}$ compatible two-wire interface

The TWI master is compatible with I²C operating at 100 kHz and 400 kHz.




Figure 88: TWI master's main features

6.20.1 Functional description

This TWI master is not compatible with CBUS. The TWI transmitter and receiver are single buffered.

See TWI master's main features on page 256.

A TWI setup with one master and three slaves is shown in the following figure. This TWI master is only able to operate as the only master on the TWI bus.






Figure 89: A typical TWI setup with one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

6.20.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated TWI signal is not connected to any physical pin. The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCL and PSEL.SDA must only be configured when TWI is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in GPIO configuration on page 257.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Drive strength	Output value
SCL	As specified in PSEL.SCL	Input	SOD1	Not applicable
SDA	As specified in PSEL.SDA	Input	SOD1	Not applicable

Table 82: GPIO configuration

6.20.3 Shared resources

TWI shares registers and other resources with other peripherals that have the same ID as TWI.

Therefore, you must disable all peripherals that have the same ID as TWI before TWI can be configured and used. Disabling a peripheral that has the same ID as TWI will not reset any of the registers that are shared with TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in Instantiation on page 17 shows which peripherals have the same ID as TWI.



6.20.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/ WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A TXDSENT event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered. A second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the TXDSENT event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in The TWI master writing data to a slave on page 258. Occurrence 3 in the figure illustrates delayed processing of the TXDSENT event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.




Figure 90: The TWI master writing data to a slave

The TWI master write sequence is stopped when the STOP task is triggered, causing the TWI master to generate a stop condition on the TWI bus.

6.20.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1).

The address must match the address of the slave device that the master wants to read from. The READ/ WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit, the TWI slave will send data to the master using the clock generated by the master.

The TWI master will generate a RXDRDY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, by reading the RXD register.

NORDIC

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in The TWI master reading data from a slave on page 259. Occurrence 3 in this figure illustrates delayed processing of the RXDRDY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.




Figure 91: The TWI master reading data from a slave

6.20.6 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.

The following figure shows a repeated start sequence where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between.






Figure 92: Repeated start sequence illustration

To generate a repeated start after a read sequence, a second start task, STARTRX or STARTTX, must be triggered instead of the STOP task. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

6.20.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task is not always needed, like when the peripheral is already stopped. If the STOP task is sent, the software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

6.20.8 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40003000	TWI	TWI0	Two-wire interface master		Deprecated

Table 83: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_RXDREADY	0x108	TWI RXD byte received
EVENTS_TXDSENT	0x11C	TWI TXD byte sent
EVENTS_ERROR	0x124	TWI error





Register	Offset	Description
EVENTS_BB	0x138	TWI byte boundary, generated before each byte that is sent or received
EVENTS_SUSPENDED	0x148	TWI entered the suspended state
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWI
PSEL.SCL	0x508	Pin select for SCL
PSEL.SDA	0x50C	Pin select for SDA
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency. Accuracy depends on the HFCLK source selected.
ADDRESS	0x588	Address used in the TWI transfer

Table 84: Register overview

6.20.8.1 TASKS_STARTRX

Address offset: 0x000

Start TWI receive sequence

Bit n	number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_STARTRX			Start TWI receive sequence
		Trigger	1	Trigger task

6.20.8.2 TASKS_STARTTX

Address offset: 0x008

Start TWI transmit sequence

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STARTTX			Start TWI transmit sequence
		Trigger	1	Trigger task

6.20.8.3 TASKS_STOP

Address offset: 0x014 Stop TWI transaction

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			
A W TASKS_STOP			Stop TWI transaction
	Trigger	1	Trigger task





6.20.8.4 TASKS_SUSPEND

Address offset: 0x01C
Suspend TWI transaction

Bit nu	umbe	er	31 30	29 :	28 2	7 26	25	24	23 2	22 2	21 2	0 19	9 18	3 17	16	15	14 1	3 1	2 11	10	9	3 7	6	5	4	3 2	1 0
ID																											А
Rese	t 0x0	0000000	0 0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 0	0 0
ID																											
		TACKS SUSDENID							_																		
Α	W	TASKS_SUSPEND							Sus	per	nd T	WI	trai	ısac	tio	n											

6.20.8.5 TASKS_RESUME

Address offset: 0x020
Resume TWI transaction

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_RESUME			Resume TWI transaction
		Trigger	1	Trigger task

6.20.8.6 EVENTS_STOPPED

Address offset: 0x104

TWI stopped

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_STOPPED			TWI stopped
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.20.8.7 EVENTS_RXDREADY

Address offset: 0x108

TWI RXD byte received


Bit n	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10 !	9 8	3 7	7 6	5 5	4	3	2	1	0
ID																																	Α
Rese	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0
ID																																	ı
Α	RW EVENTS_RXDREADY										TW	VI R	RXD	by	te ı	ece	eive	d															
		NotGenerated	0								Eve	ent	no	t ge	ene	rat	ed																
		Generated	1								Eve	ent	ge	ner	ate	d																	



6.20.8.8 EVENTS_TXDSENT

Address offset: 0x11C


TWI TXD byte sent



6.20.8.9 EVENTS ERROR

Address offset: 0x124


TWI error



6.20.8.10 EVENTS_BB

Address offset: 0x138

TWI byte boundary, generated before each byte that is sent or received



6.20.8.11 EVENTS SUSPENDED

Address offset: 0x148

TWI entered the suspended state

Generated just after ACK bit has been transferred in a read transaction, and only if SUSPEND has been requested earlier.



Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_SUSPENDED			TWI entered the suspended state
				Generated just after ACK bit has been transferred in a
				read transaction, and only if SUSPEND has been requested
				earlier.
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.20.8.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30	29 :	28 27	7 26 2	25 2	24 23	3 22	21 2	20 1	19 1	3 17	16	15	14 :	13 1:	2 11	. 10	9	8	7 (5 5	4	3	2	1 0
ID																											ВА
Rese	t 0x00000000		0 0	0	0 0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0 (0	0	0	0	0 0
ID																											
Α	RW BB_SUSPEND							Sł	hort	cut l	oetv	wee	n ev	ent	ВВ	and	d tas	k SI	JSPI	ENE)						
		Disabled	0					D	isab	le sh	ort	tcut															
		Enabled	1					E	nabl	e sh	ort	cut															
В	RW BB_STOP							Sl	hort	cut l	oetv	wee	n ev	ent	ВВ	and	d tas	k S	ГОР								
		Disabled	0					D	isab	le sh	ort	tcut															
		Enabled	1					Eı	nabl	e sh	ort	cut															

6.20.8.13 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		313	30 29	28 2	27 2	6 25	5 24	23	22 2	21 2	0 19	18	17	16	15 :	14	13 1	12 1	L1 10	o 9	8	7	6	5	4 3	2	1 0
ID													F				Е				D		С				В	Α
Rese	t 0x00000000		0	0 0	0	0 0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0 0
ID																												
Α	RW STOPPED								Wr	ite '	'1' t	o en	able	e int	err	upt	fo	r ev	ent	STO	OPP	ED						
		Set	1						Ena	able	è																	
		Disabled	0						Rea	ad:	Disa	bled	t															
		Enabled	1						Read: Enabled																			
В	RW RXDREADY								Wr	ite '	'1' t	o en	able	e int	err	upt	fo	r ev	ent	t RXI	DRE	ADY	1					
		Set	1						Ena	able	9																	
		Disabled	0						Rea	ad:	Disa	bled	t															
		Enabled	1						Rea	ad:	Ena	bled																
С	RW TXDSENT								Wr	ite '	'1' t	o en	able	e int	err	upt	fo	r ev	ent	t TXI	DSE	NT						
		Set	1						Ena	able	è																	
		Disabled	0						Rea	ad:	Disa	bled	t															
		Enabled	1						Read: Enabled																			
D	RW ERROR								Wr	ite '	'1' t	o en	able	e int	err	upt	fo	r ev	ent	ERI	ROR							
		Set	1						Enable																			
		Disabled	0						Rea	ad:	Disa	bled	t															
		Enabled	1						Read: Enabled																			



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
ID				F E D C B A								
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								
ID				Description								
E	RW BB			Write '1' to enable interrupt for event BB								
		Set	1	Enable								
		Disabled	0	Read: Disabled								
		Enabled	1	Read: Enabled								
F	RW SUSPENDED			Write '1' to enable interrupt for event SUSPENDED								
				Generated just after ACK bit has been transferred in a								
				read transaction, and only if SUSPEND has been requested								
				earlier.								
		Set	1	Enable								
		Disabled	0	Read: Disabled								
		Enabled	1	Read: Enabled								

6.20.8.14 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW RXDREADY			Write '1' to disable interrupt for event RXDREADY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW TXDSENT			Write '1' to disable interrupt for event TXDSENT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ERROR			Write '1' to disable interrupt for event ERROR
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW BB			Write '1' to disable interrupt for event BB
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW SUSPENDED			Write '1' to disable interrupt for event SUSPENDED
				Generated just after ACK bit has been transferred in a
				read transaction, and only if SUSPEND has been requested
				earlier.
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled





6.20.8.15 ERRORSRC

Address offset: 0x4C4

Error source

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Reset 0x00000000			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OVERRUN			Overrun error
			A new byte was received before previous byte got read by	
			software from the RXD register. (Previous data is lost)	
		NotPresent	0	Read: no overrun occured
		Present	1	Read: overrun occured
В	RW ANACK			NACK received after sending the address (write '1' to clear)
		NotPresent	0	Read: error not present
		Present	1	Read: error present
С	RW DNACK			NACK received after sending a data byte (write '1' to clear)
		NotPresent	0	Read: error not present
		Present	1	Read: error present

6.20.8.16 ENABLE

Address offset: 0x500

Enable TWI

Bit r	number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Rese	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW ENABLE			Enable or disable TWI
		Disabled	0	Disable TWI
		Enabled	5	Enable TWI

6.20.8.17 PSEL.SCL

Address offset: 0x508

Pin select for SCL


Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.20.8.18 PSEL.SDA

Address offset: 0x50C



Pin select for SDA



6.20.8.19 RXD

Address offset: 0x518

RXD register

ID Acce Field			
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID		A A A A A	A A
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0

6.20.8.20 TXD

Address offset: 0x51C

TXD register

Α	RW TXD		TXD register
ID			
Res	et 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A
Bit r	number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.20.8.21 FREQUENCY

Address offset: 0x524

TWI frequency. Accuracy depends on the HFCLK source selected.

Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		A A A A A A A	A A A A A A A A A A A A A A A A A A A
Rese	et 0x04000000		0 0 0 0 0 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
	A RW FREQUENCY			
Α	RW FREQUENCY			TWI master clock frequency
Α	RW FREQUENCY	K100	0x01980000	TWI master clock frequency 100 kbps
Α	RW FREQUENCY	K100 K250	0x01980000 0x04000000	, ,

6.20.8.22 ADDRESS

Address offset: 0x588

Address used in the TWI transfer



Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19	18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
ID		ААА	A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
ID Acce Field			

A RW ADDRESS Address used in the TWI transfer

6.20.9 Electrical specification

6.20.9.1 TWI interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
$f_{TWI,SCL}$	Bit rates for TWI ³⁰	100		400	kbps
t _{TWI,START}	Time from STARTRX/STARTTX task to transmission started		1.5		μs

6.20.9.2 Two Wire Interface (TWI) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t_{TWI,SU_DAT}	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWI,HD_DAT}	Data hold time after negative edge on SCL – all modes	500			ns
$t_{TWI,HD_STA,100kbps}$	TWI master hold time for START and repeated START	10000			ns
	condition, 100 kbps				
t _{TWI,HD_STA,250kbps}	TWI master hold time for START and repeated START	4000			ns
	condition, 250kbps				
$t_{\text{TWI},\text{HD_STA},400\text{kbps}}$	TWI master hold time for START and repeated START	2500			ns
	condition, 400 kbps				
$t_{\text{TWI},\text{SU_STO},100\text{kbps}}$	TWI master setup time from SCL high to STOP condition, 100	5000			ns
	kbps				
$t_{TWI,SU_STO,250kbps}$	TWI master setup time from SCL high to STOP condition, 250	2000			ns
	kbps				
$t_{TWI,SU_STO,400kbps}$	TWI master setup time from SCL high to STOP condition, 400	1250			ns
	kbps				
t _{TWI,BUF,100kbps}	TWI master bus free time between STOP and START	5800			ns
	conditions, 100 kbps				
t _{TWI,BUF,250kbps}	TWI master bus free time between STOP and START	2700			ns
	conditions, 250 kbps				
t _{TWI,BUF,400kbps}	TWI master bus free time between STOP and START	2100			ns
	conditions, 400 kbps				




Figure 93: TWI timing diagram, 1 byte transaction



High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.

6.21 TIMER — Timer/counter

This peripheral is a general purpose timer designed to keep track of time in user-selective time intervals, it can operate in two modes: timer and counter.




Figure 94: Block schematic for timer/counter

The timer/counter runs on the high-frequency clock source (HFCLK) and includes a four-bit (1/2X) prescaler that can divide the timer input clock from the HFCLK controller. Clock source selection between PCLK16M and PCLK1M is automatic according to TIMER base frequency set by the prescaler. The TIMER base frequency is always given as 16 MHz divided by the prescaler value.

The PPI system allows a TIMER event to trigger a task of any other system peripheral of the device. The PPI system also enables the TIMER task/event features to generate periodic output and PWM signals to any GPIO. The number of input/outputs used at the same time is limited by the number of GPIOTE channels.

TIMER can operate in two modes: Timer mode and Counter mode. In both modes, TIMER is started by triggering the START task, and stopped by triggering the STOP task. After the timer is stopped the timer can resume timing/counting by triggering the START task again. When timing/counting is resumed, the timer will continue from the value it had prior to being stopped.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency f_{TIMER} as illustrated in Block schematic for timer/counter on page 269. The timer frequency is derived from PCLK16M as shown in the following example, using the values specified in the PRESCALER register.

```
f_{\text{TIMER}} = 16 \text{ MHz} / (2^{\text{PRESCALER}})
```

When f_{TIMER} ≤ 1 MHz, TIMER will use PCLK1M instead of PCLK16M for reduced power consumption.

In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, meaning the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in register BITMODE on page 274.

269

NORDIC*

PRESCALER on page 274 and BITMODE on page 274 must only be updated when the timer is stopped. If these registers are updated while the timer is started, unpredictable behavior may occur.

When the timer is incremented beyond its maximum value, the Counter register will overflow and the timer will automatically start over from zero.

The Counter register can be cleared by triggering the CLEAR task. This will explicitly set the internal value to zero.

TIMER implements multiple capture/compare registers.

Independent of prescaler setting, the accuracy of TIMER is equivalent to one tick of the timer frequency f_{TIMER} as illustrated in Block schematic for timer/counter on page 269.

6.21.1 Capture

TIMER implements one capture task for every available capture/compare register.

Every time the CAPTURE[n] task is triggered, the Counter value is copied to the CC[n] register.

6.21.2 Compare

TIMER implements one COMPARE event for every available capture/compare register.

A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated.

BITMODE on page 274 specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

6.21.3 Task delays

After TIMER is started, the CLEAR, COUNT, and STOP tasks are guaranteed to take effect within one clock cycle of the PCLK16M.

6.21.4 Task priority

If the START task and the STOP task are triggered at the same time, meaning within the same period of PCLK16M, the STOP task will be prioritized.

6.21.5 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40008000	TIMER	TIMER0	Timer 0	This timer instance has 4 CC registers
				(CC[03])
0x40009000	TIMER	TIMER1	Timer 1	This timer instance has 4 CC registers
				(CC[03])
0x4000A000	TIMER	TIMER2	Timer 2	This timer instance has 4 CC registers
				(CC[03])

Table 85: Instances

Register	Offset	Description
TASKS_START	0x000	Start Timer
TASKS_STOP	0x004	Stop Timer
TASKS_COUNT	0x008	Increment Timer (Counter mode only)



Register	Offset	Description	
TASKS_CLEAR	0x00C	Clear time	
TASKS_SHUTDOWN	0x010	Shut down timer	Deprecated
TASKS_CAPTURE[0]	0x040	Capture Timer value to CC[0] register	
TASKS_CAPTURE[1]	0x044	Capture Timer value to CC[1] register	
TASKS_CAPTURE[2]	0x048	Capture Timer value to CC[2] register	
TASKS_CAPTURE[3]	0x04C	Capture Timer value to CC[3] register	
TASKS_CAPTURE[4]	0x050	Capture Timer value to CC[4] register	
TASKS_CAPTURE[5]	0x054	Capture Timer value to CC[5] register	
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match	
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match	
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match	
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match	
EVENTS_COMPARE[4]	0x150	Compare event on CC[4] match	
EVENTS_COMPARE[5]	0x154	Compare event on CC[5] match	
SHORTS	0x200	Shortcuts between local events and tasks	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
MODE	0x504	Timer mode selection	
BITMODE	0x508	Configure the number of bits used by the TIMER	
PRESCALER	0x510	Timer prescaler register	
CC[0]	0x540	Capture/Compare register 0	
CC[1]	0x544	Capture/Compare register 1	
CC[2]	0x548	Capture/Compare register 2	
CC[3]	0x54C	Capture/Compare register 3	
CC[4]	0x550	Capture/Compare register 4	
CC[5]	0x554	Capture/Compare register 5	

Table 86: Register overview

6.21.5.1 TASKS_START

Address offset: 0x000


Start Timer

Bit n	umber		31 30 29 28 27 2	26 25 2	4 23 22 21 20 1	9 18 17	' 16 1	5 14 1	3 12	11 10 :	9 8	7	6	5	4 3	2	1 0
ID																	Δ
Rese	et 0x00000000		0 0 0 0 0	0 0 0	00000	0 0 0	0 0	0 (0	0 0	0 0	0	0	0	0 0	0	0 0
ID																	
Α	W TASKS_START				Start Timer												
		Trigger	1		Trigger task												

6.21.5.2 TASKS_STOP

Address offset: 0x004

Stop Timer






6.21.5.3 TASKS_COUNT

Address offset: 0x008


Increment Timer (Counter mode only)



6.21.5.4 TASKS CLEAR


Address offset: 0x00C

Clear time




6.21.5.5 TASKS_SHUTDOWN (Deprecated)

Address offset: 0x010 Shut down timer



6.21.5.6 TASKS_CAPTURE[n] (n=0..5)

Address offset: $0x040 + (n \times 0x4)$ Capture Timer value to CC[n] register




6.21.5.7 EVENTS_COMPARE[n] (n=0..5)

Address offset: $0x140 + (n \times 0x4)$



Compare event on CC[n] match



6.21.5.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A-F RW COMPARE[i]_CLEAR		Shortcut between event COMPARE[i] and task CLEAR
(i=05)		
Disabled	0	Disable shortcut
Enabled	1	Enable shortcut
G-L RW COMPARE[i]_STOP		Shortcut between event COMPARE[i] and task STOP
(i=05)		
Disabled	0	Disable shortcut
Enabled	1	Enable shortcut

6.21.5.9 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
ID			FEDCBA												
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
ID				Description											
A-F	RW COMPARE[i] (i=05)			Write '1' to enable interrupt for event COMPARE[i]											
		Set	1	Enable											
		Disabled	0	Read: Disabled											
		Enabled	1	Read: Enabled											

6.21.5.10 INTENCLR

Address offset: 0x308

Disable interrupt



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A-F RW COMPARE[i] (i=05)			Write '1' to disable interrupt for event COMPARE[i]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

6.21.5.11 MODE

Address offset: 0x504
Timer mode selection

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	5 4 3 2 1 0
ID				АА
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0
ID Acce Field				
A RW MODE			Timer mode	
	Timer		Select Timer mode	
	Counter	1	Select Counter mode	Deprecated
	LowPowerCounter	2	Select Low Power Counter mode	

6.21.5.12 BITMODE

Address offset: 0x508

Configure the number of bits used by the TIMER

Bit nu	mber	er 31 30 29 28 27 26 25					24	23 2	22 2	21 20	0 19	18	17	16 :	15 1	4 13	3 12	11 1	.0 9	8	7	6	5	4	3	2 1	L 0	
ID																											A	A A
Reset	0x00000000		0 0	0	0 (0 0	0	0	0 (0 (0 0	0	0	0	0	0 (0	0	0	0 (0	0	0	0	0	0 (0 (0 0
ID									Des																			
Α	RW BITMODE								Tim	er b	oit v	vidtl	า															
		16Bit	0						16 b	oit t	ime	r bi	wi	dth														
		08Bit	1 8 bit timer bit width																									
		24Bit	2						24 b	oit t	ime	r bi	wi	dth														
		32Bit	3						32 b	oit t	ime	r bi	wi	dth														

6.21.5.13 PRESCALER

Address offset: 0x510
Timer prescaler register


^	RW PRESCALER	[09]	Prescaler value
ID			Description
Rese	et 0x00000004	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			АААА
Bit r	umber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.21.5.14 CC[n] (n=0..5)

Address offset: $0x540 + (n \times 0x4)$



Capture/Compare register n



6.21.6 Electrical specification

$6.22 \text{ TWIM} - I^2 \text{C}$ compatible two-wire interface master with EasyDMA

TWI master with EasyDMA (TWIM) is a two-wire half-duplex master which can communicate with multiple slave devices connected to the same bus.

Listed here are the main features for TWIM:

- I²C compatible
- Supported baud rates: 100, 250, 400 kbps
- Support for clock stretching (non I²C compliant)
- EasyDMA

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. TWIM is not compatible with CBUS.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.






Figure 95: TWI master with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. This TWIM is only able to operate as a single master on the TWI bus. Multi-master bus configuration is not supported.




Figure 96: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The SCK pulse following a stretched clock cycle may be shorter than specified by the I2C specification.

The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task. The TWI master will generate a STOPPED event when it has stopped following a STOP task.

After the TWI master is started, the STARTTX or STARTRX tasks should not be triggered again until the TWI master has issued a LASTRX, LASTTX, or STOPPED event.

The TWI master can be suspended using the SUSPEND task, this can be used when using the TWI master in a low priority interrupt context. When the TWIM enters suspend state, will automatically issue a SUSPENDED event while performing a continuous clock stretching until it is instructed to resume operation via a RESUME task. The TWI master cannot be stopped while it is suspended, thus the STOP task has to be issued after the TWI master has been resumed.

Note: Any ongoing byte transfer will be allowed to complete before the suspend is enforced. A SUSPEND task has no effect unless the TWI master is actively involved in a transfer.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

NORDIC SEMICONDUCTOR

6.22.1 EasyDMA

The TWIM implements EasyDMA for accessing RAM without CPU involvement.

The TWIM peripheral implements the EasyDMA channels found in the following table.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 87: TWIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 34.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

6.22.2 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/ WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes found in the transmit buffer located in RAM at the address specified in the TXD.PTR register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave.

A typical TWI master write sequence is shown in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

The TWI master will generate a LASTTX event when it starts to transmit the last byte, this is shown in the following figure.




Figure 97: TWI master writing data to a slave



The TWI master is stopped by triggering the STOP task. This task should be triggered during the transmission of the last byte to secure that the TWI master will stop as fast as possible after sending the last byte. The shortcut between LASTTX and STOP can alternatively be used to accomplish this.

Note: The TWI master does not stop by itself when the entire RAM buffer has been sent, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

6.22.3 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After sending the ACK bit, the TWI slave will send data to the master using the clock generated by the master.

Data received will be stored in RAM at the address specified in the RXD.PTR register. The TWI master will generate an ACK after all but the last byte have been received from the slave. The TWI master will generate a NACK after the last byte received to indicate that the read sequence shall stop.

A typical TWI master read sequence is illustrated in The TWI master reading data from a slave on page 279. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

The TWI master will generate a LASTRX event when it is ready to receive the last byte, as shown in The TWI master reading data from a slave on page 279. If RXD.MAXCNT > 1, the LASTRX event is generated after sending the ACK of the previously received byte. If RXD.MAXCNT = 1, the LASTRX event is generated after receiving the ACK following the address and READ bit.

The TWI master is stopped by triggering the STOP task. This task must be triggered before the NACK bit is supposed to be transmitted. The STOP task can be triggered at any time during the reception of the last byte. It is recommended to use the shortcut between LASTRX and STOP to accomplish this.

The TWI master does not stop by itself when the RAM buffer is full, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot be stopped while suspended, so the STOP task must be issued after the TWI master has been resumed.






Figure 98: The TWI master reading data from a slave

6.22.4 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave. This example uses shortcuts to perform the simplest type of repeated start sequence, i.e. one write followed by one read. The same approach can be used to perform a repeated start sequence where the sequence is read followed by write.

The following figure shows an example of a repeated start sequence where the TWI master writes two bytes followed by reading four bytes from the slave.




Figure 99: Master repeated start sequence

If a more complex repeated start sequence is needed, and the TWI firmware drive is serviced in a low priority interrupt, it may be necessary to use the SUSPEND task and SUSPENDED event to guarantee that the correct tasks are generated at the correct time. A double repeated start sequence using the SUSPEND task to secure safe operation in low priority interrupts is shown in the following figure.






Figure 100: Double repeated start sequence

6.22.5 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

When the STOP task is sent, the software shall wait until the STOPPED event is received as a response before disabling the peripheral through the ENABLE register. If the peripheral is already stopped, the STOP task is not required.

6.22.6 Master mode pin configuration

The SCL and SDA signals associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL, PSEL.SDA must only be configured when the TWI master is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	SOD1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

Table 88: GPIO configuration before enabling peripheral

6.22.7 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	TWIM	TWIM0	Two-wire interface master	

Table 89: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence




Register	Offset	Description
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction. Must be issued while the TWI master is not suspended.
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_ERROR	0x124	TWI error
EVENTS_SUSPENDED	0x148	SUSPEND task has been issued, TWI traffic is now suspended.
EVENTS_RXSTARTED	0x14C	Receive sequence started
EVENTS_TXSTARTED	0x150	Transmit sequence started
EVENTS_LASTRX	0x15C	Byte boundary, starting to receive the last byte
EVENTS_LASTTX	0x160	Byte boundary, starting to transmit the last byte
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWIM
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
FREQUENCY	0x524	TWI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
TXD.LIST	0x550	EasyDMA list type
ADDRESS	0x588	Address used in the TWI transfer

Table 90: Register overview

6.22.7.1 TASKS_STARTRX

Address offset: 0x000

Start TWI receive sequence



6.22.7.2 TASKS_STARTTX

Address offset: 0x008

Start TWI transmit sequence



Bit n	um	bei			31 3	0 29	28 2	27 26	5 25	24	23 2	22 2	21 20	0 19	18	17 :	16 1	5 1	4 13	3 12	11	10	9	8	7	6	5 -	4 3	3 2	1	0
ID																															Α
Rese	t 0:	x00	000000		0 0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 (0	0	0
ID											Des																				
Α	٧	V	TASKS_STARTTX								Star	t T	WI t	rans	mit	sec	quei	nce													
				Trigger	1						Trig	ger	tasl	k																	

6.22.7.3 TASKS_STOP

Address offset: 0x014

Stop TWI transaction. Must be issued while the TWI master is not suspended.

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STOP			Stop TWI transaction. Must be issued while the TWI master
				is not suspended.
		Trigger	1	Trigger task

6.22.7.4 TASKS_SUSPEND

Address offset: 0x01C
Suspend TWI transaction

Bit n	um	ber		31	30	29 2	28 2	7 26	25	24	23 2	22 2	1 20	0 19	9 18	17	16	15	14 1	3 1	2 11	10	9	8	7 (6 5	4	3	2	1 0
ID																														Α
Rese	et Ox	x00000000		0	0	0	0 0	0	0	0	0	0 (0 0	0	0	0	0	0	0 (0 0	0	0	0	0 (0 (0 0	0	0	0	0 0
ID											Des																			
Α	W	V TASKS_SUSPEND									Sus	pen	d T\	WI 1	tran	sac	tior	1												
			Trigger	1							Trig	ger	tasl	k																

6.22.7.5 TASKS_RESUME

Address offset: 0x020
Resume TWI transaction

Bit number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_RESUME			Resume TWI transaction
	Trigger	1	Trigger task

6.22.7.6 EVENTS_STOPPED

Address offset: 0x104

TWI stopped



Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		
A RW EVENTS_STOPPED		TWI stopped
NotGenerated	0	Event not generated
Generated	1	Event generated

6.22.7.7 EVENTS_ERROR

Address offset: 0x124

TWI error

Bit n	umber		31 30 29 28	27 26	25 24	23 2	2 21	20 1	19 18	3 17	16 1	5 14	13 1	.2 11	l 10	9 8	3 7	6	5 -	4 3	2	1 0
ID																						Α
Rese	t 0x00000000		0 0 0 0	0 0	0 0	0 (0 0	0	0 0	0	0 0	0	0	0 0	0	0 (0	0	0	0 0	0	0 0
ID																						
Α	RW EVENTS_ERROR					TWI	erro	r														
		NotGenerated	0			Ever	nt no	t ger	nera	ted												
		Generated	1			Ever	nt ge	nera	ited													

6.22.7.8 EVENTS_SUSPENDED

Address offset: 0x148

SUSPEND task has been issued, TWI traffic is now suspended.

Bit n	umber		31	30 2	29 2	28 2	27	26	25	24	23	3 22	2 2:	1 20	0 1	9 18	3 1	7 1	6 1	.5 1	14 :	13	12	11	10	9	8	7	6	5 .	4 3	2	1	0
ID																																		Α
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) () (0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0
ID																																		
Α	RW EVENTS_SUSPENDED										Sl	JSP	PEN	ID t	ask	ha	s b	ee	n is	ssu	ed,	, T\	N۱	traf	ffic	is n	ow							
											Sι	ıspe	end	ded																				
		NotGenerated	0								E۷	/en	t n	ot g	gen	era	tec	ł																
		Generated	1								E٧	/en	t ge	ene	rat	ed																		

6.22.7.9 EVENTS_RXSTARTED

Address offset: 0x14C
Receive sequence started

Bit n	umber		31	30	29	28	27	26 2	25 2	24 2	23 :	22	21 2	20 1	19 1	.8 1	7 1	6 1	5 14	4 13	12	11	10	9 8	3 7	' 6	5	4	3	2	1 0
ID																															Α
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 () (0	0	0	0	0	0 (0	0	0	0	0	0	0 0
ID																															
Α	RW EVENTS_RXSTARTED									F	Rec	eiv	e se	equ	ien	e s	tar	ted													
		NotGenerated	0							E	ve	nt	not	ge	ner	ate	d														
		Generated	1							E	ve	nt	gen	era	itec																

6.22.7.10 EVENTS_TXSTARTED

Address offset: 0x150

Transmit sequence started



Bit number		31 30 29 28 27 26 25 2	14 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_TXSTARTED			Transmit sequence started
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.22.7.11 EVENTS_LASTRX

Address offset: 0x15C

Byte boundary, starting to receive the last byte

Bit n	umber		31	30	29	28 2	27 2	6 25	5 2	4 2	3 22	2 21	1 20	19	18	17 1	.6 1	5 14	4 13	12	11	10 9	8	7	6	5	4	3	2	1 0
ID																														Α
Rese	t 0x00000000		0	0	0	0	0 (0 0) (0	0	0	0	0	0	0	0 (0	0	0	0	0 (0	0	0	0	0	0	0 (0 0
ID																														
Α	RW EVENTS_LASTRX									В	yte	bo	und	lary,	sta	rtin	g to	re	eiv	e th	e la	st b	yte							
		NotGenerated	0							E۱	ven	t no	ot g	ene	rate	ed														
		Generated	1							E	ven	t ge	ene	rate	d															

6.22.7.12 EVENTS_LASTTX

Address offset: 0x160

Byte boundary, starting to transmit the last byte

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_LASTTX			Byte boundary, starting to transmit the last byte
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.22.7.13 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW LASTTX_STARTRX			Shortcut between event LASTTX and task STARTRX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW LASTTX_SUSPEND			Shortcut between event LASTTX and task SUSPEND
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
С	RW LASTTX_STOP			Shortcut between event LASTTX and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut





Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
D	RW LASTRX_STARTTX			Shortcut between event LASTRX and task STARTTX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Е	RW LASTRX_SUSPEND			Shortcut between event LASTRX and task SUSPEND
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
F	RW LASTRX_STOP			Shortcut between event LASTRX and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

6.22.7.14 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber		31	30 2	9 28	27	26 2	5 24	23 2	22 21	L 20	19	18	17 1	6 1	.5 1	4 1	3 12	11	10	9	8	7	6	5	4 3	2	1	0
ID								J	1		Н	G	F								D							Α	
Rese	et 0x00000000		0	0 0	0	0	0 (0	0	0 0	0	0	0	0 (0	0 0) (0	0	0	0	0	0	0	0	0 (0	0	0
ID																													
Α	RW STOPPED								Ena	ble c	or di	isab	le i	nter	rup	ot fo	r e	vent	ST	OPF	ED								_
		Disabled	0						Disa	ble																			
		Enabled	1						Ena	ble																			
D	RW ERROR								Ena	ble c	or di	isab	le i	nter	rup	ot fo	r e	vent	t ER	ROI	3								
		Disabled	0						Disa	ble																			
		Enabled	1						Ena	ble																			
F	RW SUSPENDED								Ena	ble c	or di	isab	le i	nter	rup	ot fo	r e	vent	t SU	SPE	ND	ED							
		Disabled	0						Disa	ble																			
		Enabled	1						Ena	ble																			
G	RW RXSTARTED								Ena	ble c	or di	isab	le i	nter	rup	ot fo	r e	vent	t RX	STA	RTI	ED							
		Disabled	0						Disa	ble																			
		Enabled	1						Ena	ble																			
Н	RW TXSTARTED								Ena	ble c	or di	isab	le i	nter	rup	ot fo	r e	vent	t TX	STA	RTI	D							
		Disabled	0						Disa	ble																			
		Enabled	1						Ena	ble																			
1	RW LASTRX								Ena	ble c	or di	isab	le i	nter	rup	ot fo	r e	vent	t LA	STR	Χ								
		Disabled	0						Disa	ble																			
		Enabled	1						Ena	ble																			
J	RW LASTTX								Ena	ble c	or di	isab	le i	nter	rup	ot fo	r e	vent	LA	STT	Χ								
		Disabled	0						Disa	ble																			
		Enabled	1						Ena	ble																			

6.22.7.15 INTENSET

Address offset: 0x304

Enable interrupt



Bit n	umber		31 30 29 28 27 26 25 2	
ID				JI H G F D A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Acce Field	Value ID	Value	Description
A	RW STOPPED	Tulue 15	value	Write '1' to enable interrupt for event STOPPED
	5.525	Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ERROR			Write '1' to enable interrupt for event ERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW SUSPENDED			Write '1' to enable interrupt for event SUSPENDED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW RXSTARTED			Write '1' to enable interrupt for event RXSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW TXSTARTED			Write '1' to enable interrupt for event TXSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
l	RW LASTRX			Write '1' to enable interrupt for event LASTRX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW LASTTX			Write '1' to enable interrupt for event LASTTX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.22.7.16 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			J	I HGF D A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				Description
Α	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ERROR			Write '1' to disable interrupt for event ERROR
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW SUSPENDED			Write '1' to disable interrupt for event SUSPENDED
		Clear	1	Disable
		Disabled	0	Read: Disabled





Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			J	JI HGF D A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
		Enabled	1	Read: Enabled
G	RW RXSTARTED			Write '1' to disable interrupt for event RXSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW TXSTARTED			Write '1' to disable interrupt for event TXSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
1	RW LASTRX			Write '1' to disable interrupt for event LASTRX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW LASTTX			Write '1' to disable interrupt for event LASTTX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.22.7.17 ERRORSRC

Address offset: 0x4C4

Error source

Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OVERRUN			Overrun error
				A new byte was received before previous byte got
				transferred into RXD buffer. (Previous data is lost)
		NotReceived	0	Error did not occur
		Received	1	Error occurred
В	RW ANACK			NACK received after sending the address (write '1' to clear)
		NotReceived	0	Error did not occur
		Received	1	Error occurred
С	RW DNACK			NACK received after sending a data byte (write '1' to clear)
		NotReceived	0	Error did not occur
		Received	1	Error occurred

6.22.7.18 ENABLE

Address offset: 0x500

Enable TWIM



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АААА
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW ENABLE			Enable or disable TWIM
	Disabled	0	Disable TWIM
	Enabled	6	Enable TWIM

6.22.7.19 PSEL.SCL

Address offset: 0x508

Pin select for SCL signal

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.22.7.20 PSEL.SDA

Address offset: 0x50C

Pin select for SDA signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.22.7.21 FREQUENCY

Address offset: 0x524

TWI frequency. Accuracy depends on the HFCLK source selected.


Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID		A A A A A A A	A A A A A A A A A A A A A A A A A A A	
Reset 0x04000000		0 0 0 0 0 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID				
Α	RW FREQUENCY			TWI master clock frequency
		K100	0x01980000	100 kbps
		K250	0x04000000	250 kbps
		K400	0x06400000	400 kbps



6.22.7.22 RXD.PTR

Address offset: 0x534

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.22.7.23 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer



6.22.7.24 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit n	umb	er	31 30 29	28 27	7 26	25 24	23 2	2 21	. 20 1	.9 18	3 17	16 1	5 1	4 13	12 1	1 10	9	8	7	6	5 4	3	2	1 0
ID														Α	A	A A	Α	Α	Α	A	4 A	Α	Α.	А А
Rese	t OxC	0000000	0 0 0	0 0	0	0 0	0 (0 0	0 (0 0	0	0 (0 0	0	0 (0	0	0	0	0	0 0	0	0	0 0
ID																								
Α	R	AMOUNT	[00x3FF	F]			Nun	nber	of by	ytes	tran	sfer	red	in tl	ne las	st tra	ansa	actio	on.	In c	ase			
							of N	ACK	erro	r, ind	lud	es th	ie N	ACK	'ed b	vte.								

6.22.7.25 RXD.LIST

Address offset: 0x540 EasyDMA list type


Bit number	31 30 29	9 28 27 26 25 24 23 22	21 20 19 18 17	7 16 15 14 13	3 12 11 10 9	8 7 6	5 4	3 2	1 0
ID								А	A A
Reset 0x00000000	0 0 0	0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0	0 0 0	0 0	0 0	0 0
ID Acce Field Valu									
A RW LIST		List ty	/pe						
Disa	bled 0	Disab	le EasyDMA lis	t					
Arra	yList 1	Use a	rray list						



6.22.7.26 TXD.PTR

Address offset: 0x544

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.22.7.27 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer



6.22.7.28 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit n	umb	er	31 30 29	28 27	7 26	25 24	23 2	2 21	. 20 1	.9 18	3 17	16 1	5 1	4 13	12 1	1 10	9	8	7	6	5 4	3	2	1 0
ID														Α	A	A A	Α	Α	Α	A	4 A	Α	Α.	А А
Rese	t OxC	0000000	0 0 0	0 0	0	0 0	0 (0 0	0 (0 0	0	0 (0 0	0	0 (0	0	0	0	0	0 0	0	0	0 0
ID																								
Α	R	AMOUNT	[00x3FF	F]			Nun	nber	of by	ytes	tran	sfer	red	in tl	ne las	st tra	ansa	actio	on.	In c	ase			
							of N	ACK	erro	r, ind	lud	es th	ie N	ACK	'ed b	vte.								

6.22.7.29 TXD.LIST

Address offset: 0x550 EasyDMA list type


Bit number	31 30 29	9 28 27 26 25 24 23 22	21 20 19 18 17	7 16 15 14 13	3 12 11 10 9	8 7 6	5 4	3 2	1 0
ID								А	A A
Reset 0x00000000	0 0 0	0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0	0 0 0	0 0	0 0	0 0
ID Acce Field Valu									
A RW LIST		List ty	/pe						
Disa	bled 0	Disab	le EasyDMA lis	t					
Arra	yList 1	Use a	rray list						



6.22.7.30 ADDRESS

Address offset: 0x588

Address used in the TWI transfer



A RW ADDRESS Address used in the TWI transit

6.22.8 Electrical specification

6.22.8.1 TWIM interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIM,SCL}	Bit rates for TWIM ³¹	100		400	kbps
t _{TWIM,START}	Time from STARTRX/STARTTX task to transmission started				μs

6.22.8.2 Two Wire Interface Master (TWIM) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{TWIM,SU_DAT}	Data setup time before positive edge on SCL – all modes	300			ns
t_{TWIM,HD_DAT}	Data hold time after negative edge on SCL – 100, 250 and	500			ns
	400 kbps				
$t_{TWIM,HD_STA,100kbps}$	TWIM master hold time for START and repeated START	9937.5			ns
	condition, 100 kbps				
$t_{TWIM,HD_STA,250kbps}$	TWIM master hold time for START and repeated START	3937.5			ns
	condition, 250 kbps				
$t_{TWIM,HD_STA,400kbps}$	TWIM master hold time for START and repeated START	2437.5			ns
	condition, 400 kbps				
$t_{TWIM,SU_STO,100kbps}$	TWIM master setup time from SCL high to STOP condition,	5000			ns
	100 kbps				
$t_{TWIM,SU_STO,250kbps}$	TWIM master setup time from SCL high to STOP condition,	2000			ns
	250 kbps				
$t_{TWIM,SU_STO,400kbps}$	TWIM master setup time from SCL high to STOP condition,	1250			ns
	400 kbps				
t _{TWIM,BUF,100kbps}	TWIM master bus free time between STOP and START	5800			ns
	conditions, 100 kbps				
t _{TWIM,BUF,250kbps}	TWIM master bus free time between STOP and START	2700			ns
	conditions, 250 kbps				
t _{TWIM,BUF,400kbps}	TWIM master bus free time between STOP and START	2100			ns
	conditions, 400 kbps				



High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO — General purpose input/output on page 102 for more details.




Figure 101: TWIM timing diagram, 1 byte transaction

6.22.9 Pullup resistor




Figure 102: Recommended TWIM pullup value vs. line capacitance

- The I2C specification allows a line capacitance of 400 pF at most.
- The value of internal pullup resistor (R_{PU}) for nRF52805 can be found in GPIO General purpose input/output on page 102.

$6.23 \text{ TWIS} - I^2 \text{C}$ compatible two-wire interface slave with EasyDMA

TWI slave with EasyDMA (TWIS) is compatible with I^2C operating at 100 kHz and 400 kHz. The TWI transmitter and receiver implement EasyDMA.




Figure 103: TWI slave with EasyDMA



A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. TWIS is only able to operate with a single master on the TWI bus.




Figure 104: A typical TWI setup comprising one master and three slaves

The following figure shows the TWI slave state machine.




Figure 105: TWI slave state machine

The following table contains descriptions of the symbols used in the state machine.



Symbol	Туре	Description
ENABLE	Register	The TWI slave has been enabled via the ENABLE register.
PREPARETX	Task	The TASKS_PREPARETX task has been triggered.
STOP	Task	The TASKS_STOP task has been triggered.
PREPARERX	Task	The TASKS_PREPARERX task has been triggered.
STOPPED	Event	The EVENTS_STOPPED event was generated.
RXSTARTED	Event	The EVENTS_RXSTARTED event was generated.
TXSTARTED	Event	The EVENTS_TXSTARTED event was generated.
TX prepared	Internal	Internal flag indicating that a TASKS_PREPARETX task has been triggered. This flag is not visible to the
		user.
RX prepared	Internal	Internal flag indicating that a TASKS_PREPARERX task has been triggered. This flag is not visible to the
		user.
Unprepare TX	Internal	Clears the internal 'TX prepared' flag until next TASKS_PREPARETX task.
Unprepare RX	Internal	Clears the internal 'RX prepared' flag until next TASKS_PREPARERX task.
Stop condition	TWI protocol	A TWI stop condition was detected.
Restart condition	TWI protocol	A TWI restart condition was detected.

Table 91: TWI slave state machine symbols

The TWI slave can perform clock stretching, with the premise that the master is able to support it.

The TWI slave operates in a low power mode while waiting for a TWI master to initiate a transfer. As long as the TWI slave is not addressed, it will remain in this low power mode.

To secure correct behavior of the TWI slave, PSEL.SDA, CONFIG, and the ADDRESS[n] registers must be configured prior to enabling the TWI slave through the ENABLE register. Similarly, changing these settings must be performed while the TWI slave is disabled. Failing to do so may result in unpredictable behavior.

6.23.1 EasyDMA

The TWIS implements EasyDMA for accessing RAM without CPU involvement.

The following table shows the Easy DMA channels that the TWIS peripheral implements.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 92: TWIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 34.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

6.23.2 TWI slave responding to a read command

Before the TWI slave can respond to a read command, the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled, the TWI slave will be in its IDLE state. .

A read command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the TWI slave.

The TWI slave is able to listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.

4454_187 v1.2 294 NORDIC

The TWI slave will only acknowledge (ACK) the read command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a READ event when it acknowledges the read command.

The TWI slave is only able to detect a read command from the IDLE state.

The TWI slave will set an internal 'TX prepared' flag when the PREPARETX task is triggered.

When the read command is received, the TWI slave will enter the TX state if the internal 'TX prepared' flag is set.

If the internal 'TX prepared' flag is not set when the read command is received, the TWI slave will stretch the master's clock until the PREPARETX task is triggered and the internal 'TX prepared' flag is set.

The TWI slave will generate the TXSTARTED event and clear the 'TX prepared' flag ('unprepare TX') when it enters the TX state. In this state the TWI slave will send the data bytes found in the transmit buffer to the master using the master's clock.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the TX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the 'TX prepared' flag ('unprepare TX') and go back to the IDLE state when it has stopped.

The transmit buffer is located in RAM at the address specified in the TXD.PTR register. The TWI slave will only be able to send TXD.MAXCNT bytes from the transmit buffer for each transaction. If the TWI master forces the slave to send more than TXD.MAXCNT bytes, the slave will send the byte specified in the ORC register to the master instead. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see TXD.PTR etc., are latched when the TXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the 'TX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 297.

Each byte sent from the slave will be followed by an ACK/NACK bit sent from the master. The TWI master will generate a NACK following the last byte that it wants to receive to tell the slave to release the bus so that the TWI master can generate the stop condition. The TXD.AMOUNT register can be queried after a transaction to see how many bytes were sent.

A typical TWI slave read command response is shown in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.




Figure 106: The TWI slave responding to a read command



6.23.3 TWI slave responding to a write command

Before the TWI slave can respond to a write command, the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled, the TWI slave will be in its IDLE state.

A write command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the slave.

The TWI slave is able to listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the write command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a WRITE event if it acknowledges the write command.

The TWI slave is only able to detect a write command from the IDLE state.

The TWI slave will set an internal 'RX prepared' flag when the PREPARERX task is triggered.

When the write command is received, the TWI slave will enter the RX state if the internal 'RX prepared' flag is set.

If the internal 'RX prepared' flag is not set when the write command is received, the TWI slave will stretch the master's clock until the PREPARERX task is triggered and the internal 'RX prepared' flag is set.

The TWI slave will generate the RXSTARTED event and clear the internal 'RX prepared' flag ('unprepare RX') when it enters the RX state. In this state, the TWI slave will be able to receive the bytes sent by the TWI master.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the RX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the internal 'RX prepared' flag ('unprepare RX') and go back to the IDLE state when it has stopped.

The receive buffer is located in RAM at the address specified in the RXD.PTR register. The TWI slave will only be able to receive as many bytes as specified in the RXD.MAXCNT register. If the TWI master tries to send more bytes to the slave than it can receive, the extra bytes are discarded and NACKed by the slave. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see RXD.PTR etc., are latched when the RXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the internal 'RX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 297.

The TWI slave will generate an ACK after every byte received from the master. The RXD.AMOUNT register can be queried after a transaction to see how many bytes were received.

A typical TWI slave write command response is show in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.






Figure 107: The TWI slave responding to a write command

6.23.4 Master repeated start sequence

An example of a repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave.

This is illustrated in the following figure.

In this example, the receiver does not know what the master wants to read in advance. This information is in the first two received bytes of the write in the repeated start sequence. To guarantee that the CPU is able to process the received data before the TWI slave starts to reply to the read command, the SUSPEND task is triggered via a shortcut from the READ event generated when the read command is received. When the CPU has processed the incoming data and prepared the correct data response, the CPU will resume the transaction by triggering the RESUME task.




Figure 108: Repeated start sequence

6.23.5 Terminating an ongoing TWI transaction

In some situations, e.g. if the external TWI master is not responding correctly, it may be required to terminate an ongoing transaction.

This can be achieved by triggering the STOP task. In this situation, a STOPPED event will be generated when the TWI has stopped independent of whether or not a STOP condition has been generated on the TWI bus. The TWI slave will release the bus when it has stopped and go back to its IDLE state.



6.23.6 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

6.23.7 Slave mode pin configuration

The SCL and SDA signals associated with the TWI slave are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI slave is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL and PSEL.SDA must only be configured when the TWI slave is disabled.

To secure correct signal levels on the pins used by the TWI slave when the system is in OFF mode, and when the TWI slave is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI slave signal	TWI slave pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	S0D1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

Table 93: GPIO configuration before enabling peripheral

6.23.8 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40003000	TWIS	TWIS0	Two-wire interface slave		

Table 94: Instances

.4 S	Stop TWI transaction
.C S	Suspend TWI transaction
0 F	Resume TWI transaction
0 F	Prepare the TWI slave to respond to a write command
4 F	Prepare the TWI slave to respond to a read command
14 T	TWI stopped
4 T	TWI error
C F	Receive sequence started
0 Т	Transmit sequence started
4 V	Write command received
8 F	Read command received
0 S	Shortcuts between local events and tasks
10 E	Enable or disable interrupt
14 E	Enable interrupt
18 E	Disable interrupt
00 E	Error source
	C S S S S S S S S S S S S S S S S S S S




Register	Offset	Description
MATCH	0x4D4	Status register indicating which address had a match
ENABLE	0x500	Enable TWIS
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
RXD.PTR	0x534	RXD Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in RXD buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last RXD transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	TXD Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in TXD buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last TXD transaction
TXD.LIST	0x550	EasyDMA list type
ADDRESS[0]	0x588	TWI slave address 0
ADDRESS[1]	0x58C	TWI slave address 1
CONFIG	0x594	Configuration register for the address match mechanism
ORC	0x5C0	Over-read character. Character sent out in case of an over-read of the transmit buffer.

Table 95: Register overview


6.23.8.1 TASKS_STOP

Address offset: 0x014 Stop TWI transaction



6.23.8.2 TASKS_SUSPEND


Address offset: 0x01C
Suspend TWI transaction



6.23.8.3 TASKS_RESUME

Address offset: 0x020
Resume TWI transaction





6.23.8.4 TASKS_PREPARERX

Address offset: 0x030

Prepare the TWI slave to respond to a write command

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_PREPARERX			Prepare the TWI slave to respond to a write command
		Trigger	1	Trigger task

6.23.8.5 TASKS_PREPARETX

Address offset: 0x034

Prepare the TWI slave to respond to a read command

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A W TASKS_PREPARETX		Prepare the TWI slave to respond to a read command
Trigger	1	Trigger task

6.23.8.6 EVENTS_STOPPED

Address offset: 0x104

TWI stopped

Bit n	umber		31 30	29 2	28 27	26	25 2	24 2	3 22	2 21	20	19 1	.8 1	7 16	15	14 :	13 1	2 11	. 10	9 8	3 7	6	5	4	3	2	1 0
ID																											А
Rese	et 0x00000000		0 0	0	0 0	0	0	0 (0	0	0	0	0 0	0	0	0	0 (0	0	0 (0 0	0	0	0	0	0	0 0
ID																											
Α	RW EVENTS_STOPPED							Т	WI	stop	peo	d															
		NotGenerated	0					Е	ven	t no	t ge	ener	atec	l													
		Generated	1					Е	ven	t ge	ner	ated	l														

6.23.8.7 EVENTS_ERROR

Address offset: 0x124

TWI error



Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_ERROR			TWI error
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.23.8.8 EVENTS_RXSTARTED

Address offset: 0x14C Receive sequence started

Bit number		31 30 2	29 28 2	27 26	25 2	4 23	3 22	21 2	0 19	18 1	.7 16	5 15	14 1	3 12	11 1	9	8	7	6 5	4	3	2 1	0
ID																							Α
Reset 0x00000000		0 0	0 0	0 0	0 (0 0	0	0 0	0	0 (0 0	0	0	0 0	0 0	0	0	0	0 0	0	0	0 0	0
ID Acce Field Valu																							
A RW EVENTS_RXSTARTED						Re	eceiv	e se	quer	nce s	tart	ed											
Not	tGenerated	0				E۷	ent	not g	gene	rate	d												
Ger	nerated	1				E۷	ent	gene	rate	d													

6.23.8.9 EVENTS_TXSTARTED

Address offset: 0x150

Transmit sequence started

Bit n	umber		31 30 29	9 28 2	7 26	25 2	4 23	3 22	21 2	0 19	18	17 :	16 19	5 14	13	12 1	1 10	9	8	7	6	5	4	3 2	2 1	0
ID																										Α
Rese	t 0x00000000		0 0 0	0 0	0	0 (0 0	0	0 (0	0	0	0 0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0
ID																										
Α	RW EVENTS_TXSTARTED						Tr	ansı	mit s	eque	ence	sta	rtec	i												
		NotGenerated	0				E۱	/ent	not	gene	erate	ed														
		Generated	1				E۱	vent	gene	erate	ed															

6.23.8.10 EVENTS_WRITE

Address offset: 0x164
Write command received


Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		Α
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW EVENTS_WRITE		Write command received
NotGenerated	0	Event not generated
Generated	1	Event generated

6.23.8.11 EVENTS_READ

Address offset: 0x168
Read command received







6.23.8.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30	29	28 2	27 2	26 2	5 2	4 23	3 22	2 2 1	20	19	18	17 1	6 1	5 1	4 13	12	11	10	9	8	7	6	5	4	3	2 :	0
ID																	E	A												
Rese	t 0x00000000		0 0	0	0	0	0 () (0 0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0	0	0	0	0	0 (0
ID																														
Α	RW WRITE_SUSPEND								Sł	hort	tcut	bet	twe	en	eve	nt \	VRI	TE a	nd	tas	k S	JSP	ENI)						
		Disabled	0						D	isab	ole s	hor	rtcu	t																
		Enabled	1						E	nab	le sl	hor	tcut																	
В	RW READ_SUSPEND								Sł	hort	tcut	bet	twe	en	eve	nt F	REA	D ar	nd t	ask	SU	SPE	ND							
		Disabled	0						D	isab	ole s	hor	rtcu	t																
		Enabled	1						Ei	nab	le sl	hor	tcut																	

6.23.8.13 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			H G	F E B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW STOPPED			Enable or disable interrupt for event STOPPED
		Disabled	0	Disable
		Enabled	1	Enable
В	RW ERROR			Enable or disable interrupt for event ERROR
		Disabled	0	Disable
		Enabled	1	Enable
E	RW RXSTARTED			Enable or disable interrupt for event RXSTARTED
		Disabled	0	Disable
		Enabled	1	Enable
F	RW TXSTARTED			Enable or disable interrupt for event TXSTARTED
		Disabled	0	Disable
		Enabled	1	Enable
G	RW WRITE			Enable or disable interrupt for event WRITE
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW READ			Enable or disable interrupt for event READ
		Disabled	0	Disable
		Enabled	1	Enable



6.23.8.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		313	30 29	9 28 2	27 26	25 2	24 2	23 22	21	1 20	19	18	17	16	15 1	.4 1	3 12	2 11	10	9	8 7	7 6	5 5	4	3	2 1	1 0
ID						Н	G				F	Ε									В						A	4
Rese	t 0x0000000		0	0 0	0 0	0 0	0	0	0 0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0 () (0	0	0	0 (0 0
Α	RW STOPPED							١	Write	· '1'	' to	ena	able	e int	err	upt	for	eve	nt :	STOI	PPE	D						
		Set	1					E	Enabl	le																		
		Disabled	0					F	Read	: Di	isak	bled																
		Enabled	1					F	Read	: En	nab	led																
В	RW ERROR							١	Write	· '1'	' to	ena	able	int	err	upt	for	eve	nt	ERRO	OR							
		Set	1					E	Enabl	le																		
		Disabled	0					F	Read:	: Di	isat	bled																
		Enabled	1					F	Read:	: En	nab	led																
E	RW RXSTARTED							١	Write	· '1'	' to	ena	able	int	err	upt	for	eve	nt	RXS1	AR	TED						
		Set	1					E	Enabl	le																		
		Disabled	0					F	Read	: Di	isat	bled																
		Enabled	1					F	Read	: En	nab	led																
F	RW TXSTARTED							١	Write	'1'	' to	ena	able	e int	err	upt	for	eve	nt '	TXST	AR	TED						
		Set	1					E	Enabl	le																		
		Disabled	0					F	Read	: Di	isak	bled																
		Enabled	1					F	Read	: En	nab	led																
G	RW WRITE							١	Write	· '1'	' to	ena	able	int	err	upt	for	eve	nt '	WRI	TE							
		Set	1					E	Enabl	le																		
		Disabled	0					F	Read	: Di	isak	bled																
		Enabled	1					F	Read	: En	nab	led																
Н	RW READ							١	Write	· '1'	' to	ena	able	e int	err	upt	for	eve	nt	REAI	O							
		Set	1					E	Enabl	le																		
		Disabled	0					F	Read	: Di	isak	bled																
		Enabled	1					F	Read	: En	nab	led																

6.23.8.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31	30 2	9 28	27 2	6 25	5 24	23 2	22 2	1 20) 19	18 1	17 16	5 15	14	13 1	2 1	1 10	9	8	7 6	5	4	3	2 1	1 0
ID						F	l G				F	Ε								В						ļ	4
Rese	t 0x00000000		0	0 0	0	0 0	0	0	0	0 (0 0	0	0	0 0	0	0	0	0 0	0	0	0 () (0	0	0	0 (0
ID																											
Α	RW STOPPED								Wri	ite '1	1' to	disa	able	inte	rrup	ot fo	r ev	ent	STO	PPE	D						
		Clear	1						Disa	able																	
		Disabled	0						Rea	ad: D	Disab	oled															
		Enabled	1						Rea	ad: E	nab	led															
В	RW ERROR								Wri	ite '1	1' to	disa	able	inte	rrup	t fo	r ev	ent	ERR	OR							
		Clear	1						Disa	able																	
		Disabled	0						Rea	ad: D	Disab	oled															
		Enabled	1						Rea	ad: E	nab	led															
Ε	RW RXSTARTED								Wri	ite '1	1' to	disa	able	inte	rrup	ot fo	r ev	ent	RXS	TAR	TED						
		Clear	1						Disa	able																	




Bit r	umber		31 30 29 28 27 2	26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				H G	F E B A
Res	et 0x00000000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
					Description
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
F	RW TXSTARTED				Write '1' to disable interrupt for event TXSTARTED
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
G	RW WRITE				Write '1' to disable interrupt for event WRITE
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
Н	RW READ				Write '1' to disable interrupt for event READ
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled

6.23.8.16 ERRORSRC

Address offset: 0x4D0

Error source



6.23.8.17 MATCH

Address offset: 0x4D4

Status register indicating which address had a match


Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field	Value Description
A R MATCH	[01] Indication of which address in {ADDRESS} that matched the
	incoming address

6.23.8.18 ENABLE

Address offset: 0x500



Enable TWIS



6.23.8.19 PSEL.SCL

Address offset: 0x508

Pin select for SCL signal

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect


6.23.8.20 PSEL.SDA

Address offset: 0x50C Pin select for SDA signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.23.8.21 RXD.PTR

Address offset: 0x534 RXD Data pointer




See the memory chapter for details about which memories are available for EasyDMA.



6.23.8.22 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in RXD buffer



6.23.8.23 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last RXD transaction

Α	R AMOUNT	[00x3FFF] Num	ber of bytes transferred	in the last RXD to	ansac	tion			
ID									
Res	et 0x00000000	0 0 0 0 0 0 0 0 0	000000000	00000	0 0	0 0	0	0 0	0 0
ID				A A A A A	A A	А А	Α.	A A	A A
Bit r	umber	31 30 29 28 27 26 25 24 23 22	2 21 20 19 18 17 16 15 14	4 13 12 11 10 9	8 7	6 5	4	3 2	1 0

6.23.8.24 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW LIST			List type
	Disabled	0	Disable EasyDMA list
	ArrayList	1	Use array list

6.23.8.25 TXD.PTR

Address offset: 0x544

TXD Data pointer

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID	Value Description
A RW PTR	TXD Data pointer


See the memory chapter for details about which memories are available for EasyDMA.

6.23.8.26 TXD.MAXCNT

Address offset: 0x548




Maximum number of bytes in TXD buffer



6.23.8.27 TXD.AMOUNT

Address offset: 0x54C


Number of bytes transferred in the last TXD transaction



6.23.8.28 TXD.LIST

Address offset: 0x550


EasyDMA list type



6.23.8.29 ADDRESS[n] (n=0..1)

Address offset: $0x588 + (n \times 0x4)$

TWI slave address n




6.23.8.30 CONFIG

Address offset: 0x594

Configuration register for the address match mechanism





6.23.8.31 ORC

Address offset: 0x5C0

Over-read character. Character sent out in case of an over-read of the transmit buffer.

Α	RW ORC			Over-read character. Character sent out in case of an over-
ID	Acce Field	Value ID	Value	Description
Rese	et 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A
Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.23.9 Electrical specification

6.23.9.1 TWIS slave timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIS,SCL}	Bit rates for TWIS ³²	100		400	kbps
t _{TWIS,START}	Time from PREPARERX/PREPARETX task to ready to receive/		1.5		μs
	transmit				
t _{TWIS,SU_DAT}	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWIS,HD_DAT}	Data hold time after negative edge on SCL – all modes	500			ns
$t_{TWIS,HD_STA,100kbps}$	TWI slave hold time from for START condition (SDA low to	5200			ns
	SCL low), 100 kbps				
$t_{TWIS,HD_STA,400kbps}$	TWI slave hold time from for START condition (SDA low to	1300			ns
	SCL low), 400 kbps				
$t_{TWIS,SU_STO,100kbps}$	TWI slave setup time from SCL high to STOP condition, 100	5200			ns
	kbps				
$t_{TWIS,SU_STO,400kbps}$	TWI slave setup time from SCL high to STOP condition, 400	1300			ns
	kbps				
t _{TWIS,BUF,100kbps}	TWI slave bus free time between STOP and START		4700		ns
	conditions, 100 kbps				
t _{TWIS,BUF,400kbps}	TWI slave bus free time between STOP and START		1300		ns
	conditions, 400 kbps				



High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 109: TWIS timing diagram, 1 byte transaction

6.24 UART — Universal asynchronous receiver/transmitter




Figure 110: UART configuration

6.24.1 Functional description

Listed here are the main features of UART.

The UART implements support for the following features:

- Full-duplex operation
- Automatic flow control
- Parity checking and generation for the 9th data bit

As illustrated in UART configuration on page 309, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

Note: The external crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See CLOCK — Clock control on page 60 for more information.

6.24.2 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.RTS, and PSEL.TXD registers respectively.

If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated UART signal will not be connected to any physical pin. The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD must only be configured when the UART is disabled.



To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in Pin configuration on page 309.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

Table 96: GPIO configuration

6.24.3 Shared resources

The UART shares registers and resources with other peripherals that have the same ID as the UART.

All peripherals with the same ID as the UART must be disabled before configuring and using the UART. Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See Instantiation on page 17 for details on peripherals and their IDs.

6.24.4 Transmission

A UART transmission sequence is started by triggering the STARTTX task.

Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted, the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled, a transmission will be automatically suspended when CTS is deactivated, and resumed when CTS is activated again, as shown in the following figure. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended. For more information, see Suspending the UART on page 311.




Figure 111: UART transmission



6.24.5 Reception

A UART reception sequence is started by triggering the STARTRX task.

The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO, a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.

The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see UART reception on page 311.

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in UART reception on page 311. The UART is able to receive four to five additional bytes if they are sent in succession immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period of time dependent on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.

To prevent loss of incoming data, the RXD register must only be read one time following every RXDRDY event.

To secure that the CPU can detect all incoming RXDRDY events through the RXDRDY event register, the RXDRDY event register must be cleared before the RXD register is read. The reason for this is that the UART is allowed to write a new byte to the RXD register, and can generate a new event immediately after the RXD register is read (emptied) by the CPU.




Figure 112: UART reception

As indicated in occurrence 2 in the figure, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

6.24.6 Suspending the UART

The UART can be suspended by triggering the SUSPEND task.

SUSPEND will affect both the UART receiver and the UART transmitter, i.e. the transmitter will stop transmitting and the receiver will stop receiving. UART transmission and reception can be resumed, after being suspended, by triggering STARTTX and STARTRX respectively.

Following a SUSPEND task, an ongoing TXD byte transmission will be completed before the UART is suspended.

NORDIC

When the SUSPEND task is triggered, the UART receiver will behave in the same way as it does when the STOPRX task is triggered.

6.24.7 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

6.24.8 Using the UART without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

6.24.9 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register CONFIG on page 320. See the register description for details.

The amount of stop bits can also be configured through the register CONFIG on page 320.

6.24.10 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40002000	UART	UART0	Universal asynchronous receiver/		Deprecated
			transmitter		

Table 97: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	0x008	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter
TASKS_SUSPEND	0x01C	Suspend UART
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ERROR	0x124	Error detected
EVENTS_RXTO	0x144	Receiver timeout
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
PSEL.RTS	0x508	Pin select for RTS
PSEL.TXD	0x50C	Pin select for TXD
PSEL.CTS	0x510	Pin select for CTS
PSEL.RXD	0x514	Pin select for RXD
RXD	0x518	RXD register
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate. Accuracy depends on the HFCLK source selected.



Register	Offset	Description
CONFIG	0x56C	Configuration of parity and hardware flow control

Table 98: Register overview

6.24.10.1 TASKS_STARTRX

Address offset: 0x000 Start UART receiver

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_STARTRX			Start UART receiver
		Trigger	1	Trigger task

6.24.10.2 TASKS_STOPRX

Address offset: 0x004 Stop UART receiver

Bit nu	ımbe	r	313	0 29	28	27	26 2	25	24	23	22	21	20 1	19 1	8 1	7 1	5 15	14	13	12 1	.1 1	9	8	7	6	5	4	3 2	1 0
ID																													А
Reset	0x0	0000000	0 (0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0 0	0	0	0	0	0	0 (0 0	0 0
ID																													
Α	W	TASKS_STOPRX								Sto	pι	JAR	T re	cei	ver														
		_																											

6.24.10.3 TASKS_STARTTX

Address offset: 0x008 Start UART transmitter

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			Description
A W TASKS_STARTTX			Start UART transmitter
	Trigger	1	Trigger task

6.24.10.4 TASKS_STOPTX

Address offset: 0x00C Stop UART transmitter



Bit nu	umb	er		31 30 29 28 27 26 2	5 24	23 :	22 :	21 2	20 1	9 18	17	16 1	15 1	14 1	3 1:	2 11	. 10	9	8	7	6	5	4	3 2	2 1	. 0
ID																										Α
Reset	t Ox	00000000		0 0 0 0 0 0	0	0	0	0 (0 0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 (0	0
ID																										
Α	W	TASKS_STOPTX				Sto	рU	JART	Γtra	nsn	nitte	er														
Trigger		1		Trig	gei	r tas	sk																			

6.24.10.5 TASKS_SUSPEND

Address offset: 0x01C

Suspend UART

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_SUSPEND			Suspend UART
		Trigger	1	Trigger task

6.24.10.6 EVENTS_CTS

Address offset: 0x100

CTS is activated (set low). Clear To Send.

Bit r	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_CTS			CTS is activated (set low). Clear To Send.
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.24.10.7 EVENTS_NCTS

Address offset: 0x104

CTS is deactivated (set high). Not Clear To Send.

Bit number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_NCTS			CTS is deactivated (set high). Not Clear To Send.
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.24.10.8 EVENTS_RXDRDY

Address offset: 0x108

Data received in RXD



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_RXDRDY			Data received in RXD
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.24.10.9 EVENTS_TXDRDY

Address offset: 0x11C

Data sent from TXD

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_TXDRDY			Data sent from TXD
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.24.10.10 EVENTS_ERROR

Address offset: 0x124

Error detected

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_ERROR			Error detected
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.24.10.11 EVENTS_RXTO

Address offset: 0x144 Receiver timeout

Bit number	31 30 29 28 27 26 25 24 23 22	$21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$
ID		А
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		iption
A RW EVENTS_RXTO	Receiv	ver timeout
NotGenerated	0 Event	not generated
Generated	1 Event	generated

6.24.10.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ВА
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW CTS_STARTRX			Shortcut between event CTS and task STARTRX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW NCTS_STOPRX			Shortcut between event NCTS and task STOPRX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

6.24.10.13 INTENSET

Address offset: 0x304

Enable interrupt

Bit r	number		31 30 29 28 27 2	26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Res	et 0x00000000		0 0 0 0 0	0 0 0	000000000000000000000000000000000000000
Α	RW CTS				Write '1' to enable interrupt for event CTS
		Set	1		Enable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
В	RW NCTS				Write '1' to enable interrupt for event NCTS
		Set	1		Enable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
С	RW RXDRDY				Write '1' to enable interrupt for event RXDRDY
		Set	1		Enable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
D	RW TXDRDY				Write '1' to enable interrupt for event TXDRDY
		Set	1		Enable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
E	RW ERROR				Write '1' to enable interrupt for event ERROR
		Set	1		Enable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
F	RW RXTO				Write '1' to enable interrupt for event RXTO
		Set	1		Enable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled

6.24.10.14 INTENCLR

Address offset: 0x308

Disable interrupt



Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW CTS			Write '1' to disable interrupt for event CTS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW NCTS			Write '1' to disable interrupt for event NCTS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW RXDRDY			Write '1' to disable interrupt for event RXDRDY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW TXDRDY			Write '1' to disable interrupt for event TXDRDY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW ERROR			Write '1' to disable interrupt for event ERROR
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW RXTO			Write '1' to disable interrupt for event RXTO
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.24.10.15 ERRORSRC

Address offset: 0x480

Error source

Bit numb	er		31 30 29 28 2	7 26 25 2	24 23	3 22 2	21 20 1	19 18	17 1	6 15	14	13 1	2 11	10	9	8 7	6	5	4 3	2	1	0
ID																			0	С	В	Α
Reset 0x0	0000000		0 0 0 0	0 0	0 0	0 (0 0	0 0	0 (0 0	0	0 (0 0	0	0	0 0	0	0	0 (0	0	0
																						ı
A RW	/ OVERRUN				O۷	verru	ın erro	r														
					As	start	bit is i	recei	ved v	vhile	the	pre	viou	s da	ata s	till l	ies ir	1				
					RX	XD. (P	Previo	ıs da	ta is	lost.)											
		NotPresent	0		Re	ead: e	error n	ot pr	resen	t												
		Present	1		Re	ead: e	error p	rese	nt													
B RW	/ PARITY				Pa	arity e	error															
					А	chara	acter v	vith b	bad p	arity	/ is r	ecei	ved,	if H	lW p	arit	y ch	eck	is			
					en	nable	ed.															
		NotPresent	0		Re	ead: e	error n	ot pr	resen	t												
		Present	1		Re	ead: e	error p	rese	nt													
C RW	/ FRAMING				Fra	amin	ng erro	r occ	urred	t												
					A١	valid	l stop b	oit is	not d	letec	ted	on t	he s	eria	ıl da	ta ir	put	afte	er			
					all	l bits	in a ch	narac	ter h	ave	bee	n re	ceive	ed.								
		NotPresent	0		Re	ead: e	error n	ot pr	resen	t												





Bit n	umber		31 30 2	9 28	27 2	26 25	5 24	23 2	22 2:	1 20	19	18	17 1	.6 1	5 14	13	12	11 1	.0 9	8	7	6	5	4	3 2	1	0
ID																								ı	D C	В	Α
Rese	t 0x00000000		0 0	0 0	0	0 0	0	0 (0 0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID																											
		Present	1					Rea	d: e	rror	pre	sen	t														
D	RW BREAK							Brea	ak c	ond	itior	1															
								The	ser	ial d	lata	inp	ut is	'0'	for	long	ger	thar	the	e ler	ngth	of	a				
								data	a fra	me.	. (Th	e d	ata	fran	ne l	eng	th is	10	bits	wit	hοι	ıt p	arit	у			
								bit,	and	11	bits	wit	h pa	arity	bit bit	:.).											
		NotPresent	0					Rea	d: e	rror	not	pre	eser	it													
		Present	1					Rea	d: e	rror	pre	sen	t														

6.24.10.16 ENABLE

Address offset: 0x500

Enable UART

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW ENABLE			Enable or disable UART
		Disabled	0	Disable UART
		Enabled	4	Enable UART

6.24.10.17 PSEL.RTS

Address offset: 0x508

Pin select for RTS

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1												
ID			С	АААА											
Rese	t OxFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1											
ID				Description											
Α	RW PIN		[031]	Pin number											
С	RW CONNECT			Connection											
		Disconnected	1	Disconnect											
		Connected	0	Connect											

6.24.10.18 PSEL.TXD

Address offset: 0x50C

Pin select for TXD



Bit nu	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.24.10.19 PSEL.CTS

Address offset: 0x510 Pin select for CTS

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.24.10.20 PSEL.RXD

Address offset: 0x514 Pin select for RXD

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ААААА
Rese	t OxFFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.24.10.21 RXD

Address offset: 0x518

RXD register

A R RXD		RX data received in previous transfers, double buffered
ID Acce Field		
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A
Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RX data received in previous transfers, double buffered

6.24.10.22 TXD

Address offset: 0x51C

TXD register

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		
A W TXD	TX data to be transferred	

6.24.10.23 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.

Bit n	umber		313	30 29	9 28	27 2	6 25	24	23	22 2	21 2	0 19	18	17 1	.6 1	L5 1	4 13	12	11	10	9 8	7	6	5	4	3	2 :	١ 0
ID			Α	АА	A	A	A A	Α	Α	Α	A A	A A	Α	Α ,	Δ.	A A	A	Α	Α	Α	A A	A	A	Α	Α	Α.	A A	A A
Rese	et 0x04000000		0	0 0	0	0 :	1 0	0	0	0	0 0	0	0	0 (0	0 0	0	0	0	0	0 0	0	0	0	0	0	0 () 0
ID																												
Α	RW BAUDRATE								Baı	ud r	ate																	
		Baud1200	0x0	0041	F000)			120	00 b	aud	(act	tual	rate	: 1	205)											
		Baud2400	0x0	0091	D000)			240	00 b	aud	(act	tual	rate	: 2	396)											
		Baud4800	0x0	0131	B000)			480	00 b	aud	(act	tual	rate	: 4	808)											
		Baud9600	0x0	0275	5000)			960	00 b	aud	(act	tual	rate	: 9	598)											
		Baud14400	0x0	03B	0000)			144	400	bau	d (a	ctua	ıl rat	te:	144	14)											
		Baud19200	0x0	04E	A000)			192	200	bau	d (a	ctua	ıl rat	te:	192	08)											
		Baud28800	0x0	0751	F000)			288	800	bau	d (a	ctua	ıl rat	te:	288	29)											
		Baud31250	0x0	0800	0000)			312	250	bau	d																
		Baud38400	0x0	09D	5000)			384	400	bau	d (a	ctua	ıl rat	te:	384	62)											
		Baud56000	0x0	0E50	0000)			560	000	bau	d (a	ctua	ıl rat	te:	559	44)											
		Baud57600	0x0	0EBI	F000)			576	600	bau	d (a	ctua	ıl rat	te:	577	62)											
		Baud76800	0x0	13A	9000)			768	800	bau	d (a	ctua	ıl rat	te:	769	23)											
		Baud115200	0x0	1D7	E000)			115	5200	0 ba	ud (actı	ıal r	ate	: 11	594	2)										
		Baud230400	0x0	3AFI	B000)			230	0400	0 ba	ud (actı	ıal r	ate	: 23	188	4)										
		Baud250000	0x0	4000	0000)			250	0000	0 ba	ud																
		Baud460800	0x0	75F7	7000)			460	080	0 ba	ud (actı	ıal r	ate	: 47	058	8)										
		Baud921600	0x0	EBEI	D000)			92:	1600	0 ba	ud (actı	ıal r	ate	: 94	117	6)										
		Baud1M	0x1	.000	0000)			1V	1ega	bau	nd																

6.24.10.24 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control

Bit number			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВВВА
Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW HWFC			Hardware flow control
		Disabled	0	Disabled
		Enabled	1	Enabled
В	RW PARITY			Parity
		Excluded	0x0	Exclude parity bit
		Included	0x7	Include parity bit
С	RW STOP			Stop bits
		One	0	One stop bit
		Two	1	Two stop bits





6.24.11 Electrical specification

6.24.11.1 UART electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{UART}	Baud rate for UART ³³ .			1000	kbps
t _{UART,CTSH}	CTS high time	1			μs
t _{UART.START}	Time from STARTRX/STARTTX task to transmission started		1		μs

6.25 UARTE — Universal asynchronous receiver/transmitter with EasyDMA

The Universal asynchronous receiver/transmitter with EasyDMA (UARTE) offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS) support in hardware at a rate up to 1 Mbps, and EasyDMA data transfer from/to RAM.

Listed here are the main features for UARTE:

- Full-duplex operation
- Automatic hardware flow control
- Optional even parity bit checking and generation
- EasyDMA
- Up to 1 Mbps baudrate
- Return to IDLE between transactions supported (when using HW flow control)
- One or two stop bit
- · Least significant bit (LSB) first




Figure 113: UARTE configuration

The GPIOs used for each UART interface can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.

Note: The external crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See CLOCK — Clock control on page 60 for more information.



High baud rates may require GPIOs to be set as High Drive, see GPIO for more details.

6.25.1 EasyDMA

The UARTE implements EasyDMA for reading and writing to and from the RAM.

If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 15 for more information about the different memory regions.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The ENDRX and ENDTX events indicate that the EasyDMA is finished accessing the RX or TX buffer in RAM.

6.25.2 Transmission

The first step of a DMA transmission is storing bytes in the transmit buffer and configuring EasyDMA. This is achieved by writing the initial address pointer to TXD.PTR, and the number of bytes in the RAM buffer to TXD.MAXCNT. The UARTE transmission is started by triggering the STARTTX task.

After each byte has been sent over the TXD line, a TXDRDY event will be generated.

When all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have been transmitted, the UARTE transmission will end automatically and an ENDTX event will be generated.

A UARTE transmission sequence is stopped by triggering the STOPTX task. A TXSTOPPED event will be generated when the UARTE transmitter has stopped.

If the ENDTX event has not already been generated when the UARTE transmitter has come to a stop, the UARTE will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have not been transmitted.

If flow control is enabled through the HWFC field in the CONFIG register, a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as shown in the following figure. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.




Figure 114: UARTE transmission

The UARTE transmitter will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTTX or after it has been stopped via STOPTX and the TXSTOPPED



event has been generated. See POWER — Power supply on page 46 for more information about power modes.

6.25.3 Reception

The UARTE receiver is started by triggering the STARTRX task. The UARTE receiver is using EasyDMA to store incoming data in an RX buffer in RAM.

The RX buffer is located at the address specified in the RXD.PTR register. The RXD.PTR register is double-buffered and it can be updated and prepared for the next STARTRX task immediately after the RXSTARTED event is generated. The size of the RX buffer is specified in the RXD.MAXCNT register. The UARTE generates an ENDRX event when it has filled up the RX buffer, as seen in the following figure.

For each byte received over the RXD line, an RXDRDY event will be generated. This event is likely to occur before the corresponding data has been transferred to Data RAM.

The RXD.AMOUNT register can be queried following an ENDRX event to see how many new bytes have been transferred to the RX buffer in RAM since the previous ENDRX event.




Figure 115: UARTE reception

The UARTE receiver is stopped by triggering the STOPRX task. An RXTO event is generated when the UARTE has stopped. The UARTE will make sure that an impending ENDRX event will be generated before the RXTO event is generated. This means that the UARTE will guarantee that no ENDRX event will be generated after RXTO, unless the UARTE is restarted or a FLUSHRX command is issued after the RXTO event is generated.

Note: If the ENDRX event has not been generated when the UARTE receiver stops, indicating that all pending content in the RX FIFO has been moved to the RX buffer, the UARTE will generate the ENDRX event explicitly even though the RX buffer is not full. In this scenario the ENDRX event will be generated before the RXTO event is generated.

To determine the amount of bytes the RX buffer has received, the CPU can read the RXD.AMOUNT register following the ENDRX event or the RXTO event.



The UARTE is able to receive up to four bytes after the STOPRX task has been triggered, as long as these are sent in succession immediately after the RTS signal is deactivated. After the RTS is deactivated, the UART is able to receive bytes for a period of time equal to the time needed to send four bytes on the configured baud rate.

After the RXTO event is generated the internal RX FIFO may still contain data, and to move this data to RAM the FLUSHRX task must be triggered. To make sure that this data does not overwrite data in the RX buffer, the RX buffer should be emptied or the RXD.PTR should be updated before the FLUSHRX task is triggered. To make sure that all data in the RX FIFO is moved to the RX buffer, the RXD.MAXCNT register must be set to RXD.MAXCNT > 4, as seen in the following figure. The UARTE will generate the ENDRX event after completing the FLUSHRX task even if the RX FIFO was empty or if the RX buffer does not get filled up. To be able to know how many bytes have actually been received into the RX buffer in this case, the CPU can read the RXD.AMOUNT register following the ENDRX event.




Figure 116: UARTE reception with forced stop via STOPRX

If HW flow control is enabled through the HWFC field in the CONFIG register, the RTS signal will be deactivated when the receiver is stopped via the STOPRX task or when the UARTE is only able to receive four more bytes in its internal RX FIFO.

With flow control disabled, the UARTE will function in the same way as when the flow control is enabled except that the RTS line will not be used. This means that no signal will be generated when the UARTE has reached the point where it is only able to receive four more bytes in its internal RX FIFO. Data received when the internal RX FIFO is filled up, will be lost.

The UARTE receiver will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTRX or after it has been stopped via STOPRX and the RXTO event has been generated. See POWER — Power supply on page 46 for more information about power modes.

6.25.4 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

An ERROR event will not stop reception. If the error was a parity error, the received byte will still be transferred into Data RAM, and so will following incoming bytes. If there was a framing error (wrong stop bit), that specific byte will NOT be stored into Data RAM, but following incoming bytes will.

6.25.5 Using the UARTE without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.



6.25.6 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register CONFIG on page 338. See the register description for details.

The amount of stop bits can also be configured through the register CONFIG on page 338.

6.25.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOPTX and STOPRX tasks may not be always needed (the peripheral might already be stopped), but if STOPTX and/or STOPRX is sent, software shall wait until the TXSTOPPED and/or RXTO event is received in response, before disabling the peripheral through the ENABLE register.

6.25.8 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UARTE are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.RTS, and PSEL.TXD registers respectively.

The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UARTE is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.RTS, PSEL.RTS, and PSEL.TXD must only be configured when the UARTE is disabled.

To secure correct signal levels on the pins by the UARTE when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UARTE signal	UARTE pin	Direction	Output value
RXD	As specified in PSEL.RXD	Input	Not applicable
CTS	As specified in PSEL.CTS	Input	Not applicable
RTS	As specified in PSEL.RTS	Output	1
TXD	As specified in PSEL.TXD	Output	1

Table 99: GPIO configuration before enabling peripheral

6.25.9 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40002000	UARTE	UARTE0	Universal asynchronous receiver/	
			transmitter with EasyDMA	

Table 100: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	0x008	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter
TASKS_FLUSHRX	0x02C	Flush RX FIFO into RX buffer
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD (but potentially not yet transferred to Data RAM)






Register	Offset	Description
EVENTS_ENDRX	0x110	Receive buffer is filled up
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ENDTX	0x120	Last TX byte transmitted
EVENTS_ERROR	0x124	Error detected
EVENTS_RXTO	0x144	Receiver timeout
EVENTS_RXSTARTED	0x14C	UART receiver has started
EVENTS_TXSTARTED	0x150	UART transmitter has started
EVENTS_TXSTOPPED	0x158	Transmitter stopped
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
		This register is read/write one to clear.
ENABLE	0x500	Enable UART
PSEL.RTS	0x508	Pin select for RTS signal
PSEL.TXD	0x50C	Pin select for TXD signal
PSEL.CTS	0x510	Pin select for CTS signal
PSEL.RXD	0x514	Pin select for RXD signal
BAUDRATE	0x524	Baud rate. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
CONFIG	0x56C	Configuration of parity and hardware flow control

Table 101: Register overview

6.25.9.1 TASKS_STARTRX

Address offset: 0x000 Start UART receiver



6.25.9.2 TASKS_STOPRX

Address offset: 0x004 Stop UART receiver



Bit n	um	ber		31 30 29 28 27 26 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t O	x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	/ TASKS_STOPRX			Stop UART receiver
			Trigger	1	Trigger task

6.25.9.3 TASKS_STARTTX

Address offset: 0x008
Start UART transmitter

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STARTTX			Start UART transmitter
		Trigger	1	Trigger task

6.25.9.4 TASKS_STOPTX

Address offset: 0x00C Stop UART transmitter

Bit number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_STOPTX			Stop UART transmitter
	Trigger	1	Trigger task

6.25.9.5 TASKS_FLUSHRX

Address offset: 0x02C

Flush RX FIFO into RX buffer

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_FLUSHRX			Flush RX FIFO into RX buffer
		Trigger	1	Trigger task

6.25.9.6 EVENTS_CTS

Address offset: 0x100

CTS is activated (set low). Clear To Send.



Bit number	31 30 29 28 27	² 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW EVENTS_CTS		CTS is activated (set low). Clear To Send.
NotGene	rated 0	Event not generated
Generate	d 1	Event generated

6.25.9.7 EVENTS_NCTS

Address offset: 0x104

CTS is deactivated (set high). Not Clear To Send.

Bit r	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_NCTS			CTS is deactivated (set high). Not Clear To Send.
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.25.9.8 EVENTS_RXDRDY

Address offset: 0x108

Data received in RXD (but potentially not yet transferred to Data RAM)

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_RXDRDY			Data received in RXD (but potentially not yet transferred to
				Data RAM)
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.25.9.9 EVENTS_ENDRX

Address offset: 0x110 Receive buffer is filled up

Bit n	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 :	16	15 1	14 1	13 1	.2 1	1 1	o 9	8	7	6	5	4	3	2	1 0
ID																																Α
Rese	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0 0
ID											De:																					
Α	RW EVENTS_ENDRX										Red	ceiv	ve b	uff	er i	s fi	lled	up														
		NotGenerated	0								Eve	ent	not	ge	nei	ate	d															
		Generated	1								Eve	ent	ger	nera	ate	b																

6.25.9.10 EVENTS_TXDRDY

Address offset: 0x11C

Data sent from TXD





Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_TXDRDY			Data sent from TXD
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.25.9.11 EVENTS_ENDTX

Address offset: 0x120 Last TX byte transmitted

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_ENDTX			Last TX byte transmitted
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.25.9.12 EVENTS_ERROR

Address offset: 0x124

Error detected

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			Description
A RW EVENTS_ERROR			Error detected
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.25.9.13 EVENTS_RXTO

Address offset: 0x144 Receiver timeout

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_RXTO			Receiver timeout
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.25.9.14 EVENTS_RXSTARTED

Address offset: 0x14C
UART receiver has started





Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_RXSTARTED			UART receiver has started
	NotGenerated	0	Event not generated
	Generated	1	Event generated

6.25.9.15 EVENTS_TXSTARTED


Address offset: 0x150

UART transmitter has started

Bit n	umber		31	30	29 2	28 2	7 26	25	24	23 :	22 2	21 2	20 1	.9 18	3 17	' 16	15	14	13 :	L2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
ID																														Α
Rese	t 0x00000000		0	0	0	0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0	0
ID										Des																				
Α	RW EVENTS_TXSTARTED									UAI	RT t	tran	ısm	ittei	r ha	s st	arte	ed												
		NotGenerated	0							Eve	ent i	not	ger	nera	ted															
		Generated	1							Eve	ent g	gen	era	ted																

6.25.9.16 EVENTS_TXSTOPPED

Address offset: 0x158
Transmitter stopped



6.25.9.17 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
С	RW ENDRX_STARTRX			Shortcut between event ENDRX and task STARTRX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
D	RW ENDRX_STOPRX			Shortcut between event ENDRX and task STOPRX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut



6.25.9.18 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				L JIH GFE D CBA
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW CTS			Enable or disable interrupt for event CTS
		Disabled	0	Disable
		Enabled	1	Enable
В	RW NCTS			Enable or disable interrupt for event NCTS
		Disabled	0	Disable
		Enabled	1	Enable
С	RW RXDRDY			Enable or disable interrupt for event RXDRDY
		Disabled	0	Disable
		Enabled	1	Enable
D	RW ENDRX			Enable or disable interrupt for event ENDRX
		Disabled	0	Disable
		Enabled	1	Enable
E	RW TXDRDY			Enable or disable interrupt for event TXDRDY
		Disabled	0	Disable
		Enabled	1	Enable
F	RW ENDTX			Enable or disable interrupt for event ENDTX
		Disabled	0	Disable
		Enabled	1	Enable
G	RW ERROR			Enable or disable interrupt for event ERROR
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW RXTO			Enable or disable interrupt for event RXTO
		Disabled	0	Disable
		Enabled	1	Enable
1	RW RXSTARTED			Enable or disable interrupt for event RXSTARTED
		Disabled	0	Disable
		Enabled	1	Enable
J	RW TXSTARTED			Enable or disable interrupt for event TXSTARTED
		Disabled	0	Disable
		Enabled	1	Enable
L	RW TXSTOPPED			Enable or disable interrupt for event TXSTOPPED
		Disabled	0	Disable
		Enabled	1	Enable

6.25.9.19 INTENSET

Address offset: 0x304

Enable interrupt

^	RW CTS	Write	'1' to enable interru	int for event CTS				
ID								
Rese	t 0x00000000	0 0 0 0 0 0 0 0 0 0	000000	0 0 0 0 0 0	0 0 0	0 0	0 0 0	0 0
ID		L	J I H		G F E	I	D C	ВА
Bit n	umber	31 30 29 28 27 26 25 24 23 22	21 20 19 18 17 16 1	5 14 13 12 11 10	9 8 7	65	4 3 2	1 0



Bit no	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				L J I H G F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW NCTS			Write '1' to enable interrupt for event NCTS
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW RXDRDY			Write '1' to enable interrupt for event RXDRDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ENDRX			Write '1' to enable interrupt for event ENDRX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW TXDRDY			Write '1' to enable interrupt for event TXDRDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW ENDTX			Write '1' to enable interrupt for event ENDTX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW ERROR			Write '1' to enable interrupt for event ERROR
_		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW RXTO		-	Write '1' to enable interrupt for event RXTO
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
1	RW RXSTARTED	Lindbied	-	Write '1' to enable interrupt for event RXSTARTED
•	TW TOOD WILE	Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW TXSTARTED	Eliabica	1	Write '1' to enable interrupt for event TXSTARTED
,	IW INSIANTED	Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW TXSTOPPED	Lindbicu	_	Write '1' to enable interrupt for event TXSTOPPED
-	INSTOLLED	Set	1	Enable
		Disabled	0	Read: Disabled
			1	Read: Enabled
		Enabled	1	Neau. Liiduleu

6.25.9.20 INTENCLR

Address offset: 0x308

Disable interrupt



Bit n	number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				L JIH GFE D CBA
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW CTS			Write '1' to disable interrupt for event CTS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW NCTS			Write '1' to disable interrupt for event NCTS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW RXDRDY			Write '1' to disable interrupt for event RXDRDY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ENDRX			Write '1' to disable interrupt for event ENDRX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW TXDRDY			Write '1' to disable interrupt for event TXDRDY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW ENDTX			Write '1' to disable interrupt for event ENDTX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW ERROR			Write '1' to disable interrupt for event ERROR
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW RXTO			Write '1' to disable interrupt for event RXTO
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW RXSTARTED			Write '1' to disable interrupt for event RXSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW TXSTARTED			Write '1' to disable interrupt for event TXSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW TXSTOPPED			Write '1' to disable interrupt for event TXSTOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.25.9.21 ERRORSRC

Address offset: 0x480

Error source

This register is read/write one to clear.

NORDIC

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OVERRUN			Overrun error
				A start bit is received while the previous data still lies in
				RXD. (Previous data is lost.)
		NotPresent	0	Read: error not present
		Present	1	Read: error present
В	RW PARITY			Parity error
				A character with bad parity is received, if HW parity check is
				enabled.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
С	RW FRAMING			Framing error occurred
				A valid stop bit is not detected on the serial data input after
				all bits in a character have been received.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
D	RW BREAK			Break condition
				The serial data input is '0' for longer than the length of a
				data frame. (The data frame length is 10 bits without parity
				bit, and 11 bits with parity bit).
		NotPresent	0	Read: error not present
		Present	1	Read: error present

6.25.9.22 ENABLE

Address offset: 0x500

Enable UART

Bit	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Re	set 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW ENABLE			Enable or disable UARTE
		Disabled	0	Disable UARTE
		Enabled	8	Enable UARTE

6.25.9.23 PSEL.RTS

Address offset: 0x508

Pin select for RTS signal



Bit nu	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.25.9.24 PSEL.TXD

Address offset: 0x50C

Pin select for TXD signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.25.9.25 PSEL.CTS

Address offset: 0x510

Pin select for CTS signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	АААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

6.25.9.26 PSEL.RXD

Address offset: 0x514

Pin select for RXD signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ААААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect






6.25.9.27 BAUDRATE

Address offset: 0x524


Baud rate. Accuracy depends on the HFCLK source selected.



6.25.9.28 RXD.PTR

Address offset: 0x534

Data pointer



6.25.9.29 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reset 0x000000000 D Acce Field Value D Value Description D D D D D D D D D
ID AAAAAAAA
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 (

6.25.9.30 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Α	R AMOUNT	[00x3F	F]			Num	ber	of by	tes t	rans	ferre	ed ir	the	last	tran	isac	tior						
ID																							
Res	et 0x00000000	0 0 0	0 0	0 0	0	0 0	0	0 0	0	0 (0	0	0 (0 0	0	0	0 0	0	0	0	0	0 0	0
ID																A ,	4 Α	Δ	A	Α	Α	A A	A A
Bit	number	31 30 29	28 27	26 25	24 2	23 22	2 21	20 1	9 18	17 1	6 15	14	13 1	2 11	10	9	3 7	6	5	4	3	2 1	. 0

6.25.9.31 TXD.PTR

Address offset: 0x544

Data pointer

Α	RW PTR		Data pointer
ID			
Rese	t 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit r	umber	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

See the memory chapter for details about which memories are available for EasyDMA.

6.25.9.32 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit n	ımber	31 30 29 28 27 2	26 25 24	23 22	21 20	19 18	3 17 1	.6 15	14 1	.3 12	11 10	9	8	7	6 5	5 4	3	2	1 0
ID												Α	Α	Α	A A	A A	Α	Α,	A A
Rese	0x00000000	0 0 0 0 0	0 0 0	0 0	0 0	0 0	0 (0 0	0	0 0	0 0	0	0	0	0 (0	0	0 (0 0
ID																			
Α	RW MAXCNT	[00x3FF]		Maxin	num n	umbe	er of I	bytes	in t	ransn	nit bu	ffer							

6.25.9.33 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction


Reset 0x000000000	0000
	0 0 0
ID A A A A A A	
	AAAA
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0



6.25.9.34 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control



6.25.10 Electrical specification

6.25.10.1 UARTE electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{UARTE}	Baud rate for UARTE ³⁴ .			1000	kbps
t _{UARTE,CTSH}	CTS high time	1			μs
t _{UARTE,START}	Time from STARTRX/STARTTX task to transmission started				μs

6.26 WDT — Watchdog timer

A countdown watchdog timer using the low-frequency clock source (LFCLK) offers configurable and robust protection against application lock-up.

The watchdog timer is started by triggering the START task.

The watchdog can be paused during long CPU sleep periods for low power applications and when the debugger has halted the CPU. The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. When the watchdog timer is started through the START task, the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The watchdog's timeout period is given by the following equation:

```
timeout [s] = ( CRV + 1 ) / 32768
```

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on as long as no other 32.768 kHz clock source is running and generating the 32.768 kHz system clock, see chapter CLOCK — Clock control on page 60.

NORDIC*

High baud rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

6.26.1 Reload criteria

The watchdog has eight separate reload request registers, which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers.

One or more RR registers can be individually enabled through the RREN register.

6.26.2 Temporarily pausing the watchdog

By default, the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

6.26.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset.

See Reset on page 51 for more information about reset sources. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprise registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog can be reset from several reset sources, see Reset behavior on page 52.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.

6.26.4 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40010000	WDT	WDT	Watchdog timer	

Table 102: Instances

Register	Offset	Description
TASKS_START	0x000	Start the watchdog
EVENTS_TIMEOUT	0x100	Watchdog timeout
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RUNSTATUS	0x400	Run status
REQSTATUS	0x404	Request status
CRV	0x504	Counter reload value
RREN	0x508	Enable register for reload request registers
CONFIG	0x50C	Configuration register
RR[0]	0x600	Reload request 0
RR[1]	0x604	Reload request 1
RR[2]	0x608	Reload request 2
RR[3]	0x60C	Reload request 3
RR[4]	0x610	Reload request 4
RR[5]	0x614	Reload request 5
RR[6]	0x618	Reload request 6



Register	Offset	Description
RR[7]	0x61C	Reload request 7

Table 103: Register overview

6.26.4.1 TASKS_START

Address offset: 0x000 Start the watchdog

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_START			Start the watchdog
		Trigger	1	Trigger task

6.26.4.2 EVENTS_TIMEOUT

Address offset: 0x100 Watchdog timeout

Bit number		31 30 29 28 2	7 26 2	5 24	23 2	22 2	1 20	19 :	18 1	7 16	5 15	14 1	.3 12	2 11	10	9 8	3 7	7 6	5	4	3	2	1 0
ID																							Α
Reset 0x00000000		0 0 0 0	0 0 (0 0	0	0 0	0	0	0 (0 0	0	0	0 0	0	0	0 (0 0	0	0	0	0	0	0 0
ID Acce Field																							
A RW EVENTS_TIMEOUT					Wat	chd	log t	ime	out														
	NotGenerated	0			Eve	nt n	ot g	ener	ate	d													
	Generated	1			Eve	nt g	ener	rated	t														

6.26.4.3 INTENSET

Address offset: 0x304 Enable interrupt

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW TIMEOUT			Write '1' to enable interrupt for event TIMEOUT
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

6.26.4.4 INTENCLR

Address offset: 0x308

Disable interrupt



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW TIMEOUT			Write '1' to disable interrupt for event TIMEOUT
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

6.26.4.5 RUNSTATUS

Address offset: 0x400

Run status

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	R RUNSTATUS			Indicates whether or not the watchdog is running
		NotRunning	0	Watchdog not running
		Running	1	Watchdog is running

6.26.4.6 REQSTATUS

Address offset: 0x404

Request status

Bit nu	um	ber			31	1 30	29	9 28	27	26	25	5 24	23	3 22	21	L 20	19	18	17	16	5 15	5 14	13	12	11	10	9 8	3 7	' 6	5	4	3	2	1	0
ID																												H	IG	F	Ε	D	С	В	Α
Rese	t 0:	x00	000001		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	1
ID																																			
A-H	R	l	RR[i] (i=07)										Re	equ	est	sta	tus	fo	r RI	۲[i]	re	gist	er												
				DisabledOrRequested	0								RF	R[i]	reg	giste	er is	s no	ot e	na	ble	d, d	or a	re a	alre	ady	req	ues	ting	5					
													re	loa	d																				
				EnabledAndUnrequeste	d 1								RF	R[i]	reg	giste	er is	s er	nab	led	l, a	nd	are	no	t ye	t re	que	stin	g re	loa	d				

6.26.4.7 CRV

Address offset: 0x504 Counter reload value

Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Rese	t OxFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID		Value Description
Α	RW CRV	[0xF.0xFFFFFFFF] Counter reload value in number of cycles of the 32.768 kHz
		clock

6.26.4.8 RREN

Address offset: 0x508

Enable register for reload request registers



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			HGFEDCBA
Reset 0x00000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A-H RW RR[i] (i=07)			Enable or disable RR[i] register
	Disabled	0	Disable RR[i] register
	Enabled	1	Enable RR[i] register

6.26.4.9 CONFIG

Address offset: 0x50C Configuration register

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			C A
Reset 0x00000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW SLEEP			Configure the watchdog to either be paused, or kept
			running, while the CPU is sleeping
	Pause	0	Pause watchdog while the CPU is sleeping
	Run	1	Keep the watchdog running while the CPU is sleeping
C RW HALT			Configure the watchdog to either be paused, or kept
			running, while the CPU is halted by the debugger
	Pause	0	Pause watchdog while the CPU is halted by the debugger
	Run	1	Keep the watchdog running while the CPU is halted by the
			debugger

6.26.4.10 RR[n] (n=0..7)

Address offset: $0x600 + (n \times 0x4)$

Reload request n

Α	W RR	Rei	eload request register
ID			
Reset	0x00000000	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A	
Bit nu	mber	31 30 29 28 27 26 25 24 23	3 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.26.5 Electrical specification

6.26.5.1 Watchdog Timer Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{WDT}	Time out interval	458 μs		36 h	



7 Hardware and layout

7.1 Pin assignments

The pin assignment figures and tables describe the pinouts for the product variants of the chip.

The nRF52805 device provides flexibility when it comes to routing and configuration of the GPIO pins. However, some pins have limitations or recommendations for how the pin should be configured or what it should be used for.

7.1.1 WLCSP ball assignments

The nRF52805 ball assignment table and figure describe the assignments for this variant of the chip.




Figure 117: WLCSP ball assignments, top view

Balls not mentioned in the ball assignments table below are not connected (NC) and must be soldered to the PCB.



Pin	Name	Туре	Description
A1	XC1	Analog input	Connection for 32 MHz crystal
A2	XC2	Analog input	Connection for 32 MHz crystal
A3	DEC2	Power	1.3 V regulator supply decoupling
			(radio supply)
A4	DEC4	Power	1.3 V analog supply.
			Input from DC/DC converter. Output
			from 1.3 V LDO.
A5	DCC	Power	DC/DC converter output (3.3 V PWM)
A6	VDD	Power	Power (battery) supply
В3	VSS	Power	Ground
B4	VSS	Power	Ground
B6	DEC1	Power	0.9 V regulator digital supply
			decoupling
C1	VSS_PA	Power	Ground
D3	VSS	Power	Ground
D4	VSS	Power	Ground
D5	P0.01	Digital I/O	General purpose I/O
	XL2	Analog input	Connection for 32.768 kHz crystal
			(LFXO)
D6	P0.00	Digital I/O	General purpose I/O
	XL1	Analog input	Connection for 32.768 kHz crystal
			(LFXO)
E1	ANT	RF	Single-ended radio antenna
			connection
E3	VSS	Power	Ground
E4	VSS	Power	Ground
F1	SWDIO	Digital I/O	Serial wire debug I/O for debug and
			programming
F2	P0.20	Digital I/O	General purpose I/O
F4	P0.14	Digital I/O	General purpose I/O
F5	P0.04	Digital I/O	General purpose I/O
	AIN2	Analog input	SAADC input
F6	P0.05	Digital I/O	General purpose I/O
	AIN3	Analog input	SAADC input
G1	SWDCLK	Digital input	Serial wire debug clock input for debug
			and programming
G2	P0.21	Digital I/O	General purpose I/O
	nRESET		Configurable as pin reset
G3	P0.18	Digital I/O	General purpose I/O
G4	P0.16	Digital I/O	General purpose I/O
G5	P0.12	Digital I/O	General purpose I/O
G6	VDD	Power	Power (battery) supply

Table 104: WLCSP ball assignments

7.2 Mechanical specifications

The mechanical specifications for the packages show the dimensions in millimeters.



7.2.1 WLCSP 2.482 x 2.464 mm package

Dimensions in millimeters for the nRF52805 WLCSP 2.482 x 2.464 mm package.




Figure 118: WLCSP 2.482 x 2.464 mm package

	Α	A1	А3	b	C1	D	E	D2	E2	е	K	L
Min.	0.419	0.12	0.299	0.197								
Nom.	0.477		0.327		0.2	2.482	2.464	2.0	2.0	0.4	0.975	1.025
Max.	0.535	0.18	0.355	0.257								

Table 105: WLCSP dimensions in millimeters

7.3 Reference circuitry

To ensure good RF performance when designing PCBs, it is highly recommended to use the PCB layouts and component values provided by Nordic Semiconductor.

Documentation for the different package reference circuits, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from the product page for the nRF52805 on www.nordicsemi.com.

7.3.1 Schematic CAAA WLCSP with internal LDO regulator setup

In addition to the schematic, the bill of material (BOM) is also provided.






Figure 119: CAAA WLCSP with internal LDO regulator setup

Note: For PCB reference layouts, see the product page for the nRF52805 on www.nordicsemi.com.

Designator	Value	Description	Footprint
C1, C2, C9, C10	12 pF	Capacitor, NPO, ±2 %	0201
C3	1.2 pF	Capacitor, NPO, ±5 %	0201
C4, C5	100 nF	Capacitor, X5R, ±10 %	0201
C6	100 pF	Capacitor, NPO, ±2 %	0201
C7	2.2 μF	Capacitor, X5R, ±20 %	0402
C8	1.0 μF	Capacitor, X5R, ±5 %	0402
L1	2.2 nH	High frequency chip inductor ±5 %	0201
L2	3.3 nH	High frequency chip inductor ±5 %	0201
U1	nRF52805- CAAA	Multiprotocol Bluetooth [®] low energy, and 2.4 GHz proprietary system-on-chip	WLCSP-28
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl = 8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, Cl = 9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 106: Bill of material for CAAA WLCSP with internal LDO regulator setup

7.3.2 Schematic CAAA WLCSP with DC/DC regulator setup

In addition to the schematic, the bill of material (BOM) is also provided.






Figure 120: CAAA WLCSP with DC/DC regulator setup

Note: For PCB reference layouts, see the product page for the nRF52805 on www.nordicsemi.com.

Designator	Value	Description	Footprint
C1, C2, C9, C10	12 pF	Capacitor, NPO, ±2 %	0201
C3	1.2 pF	Capacitor, NPO, ±5 %	0201
C4, C5	100 nF	Capacitor, X5R, ±10 %	0201
C6	100 pF	Capacitor, NPO, ±2 %	0201
C7	2.2 μF	Capacitor, X5R, ±10 %	0402
C8	1.0 μF	Capacitor, X5R, ±5 %	0402
L1	2.2 nH	High frequency chip inductor ±5 %	0201
L2	3.3 nH	High frequency chip inductor ±5 %	0201
L3	10 μΗ	Chip inductor, IDC,min = 50 mA, ±20 %	0603
L4	15 nH	High frequency chip inductor ±10 %	0402
U1	nRF52805- CAAA	Multiprotocol Bluetooth [®] low energy, and 2.4 GHz proprietary system-on-chip	WLCSP-28
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl = 8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, Cl = 9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 107: Bill of material for CAAA WLCSP with DC/DC regulator setup



7.3.3 PCB guidelines

A well designed PCB is necessary to achieve good RF performance. Poor layout can lead to loss in performance or functionality.

A qualified RF layout for the IC and its surrounding components, including matching networks, can be downloaded from www.nordicsemi.com.

To ensure optimal performance it is essential that you follow the schematics and layout references closely. Especially in the case of the antenna matching circuitry (components between device pin ANT and the antenna), any changes to the layout can change the behavior, resulting in degradation of RF performance or a need to change component values. All reference circuits are designed for use with a 50 Ω single-ended antenna.

A PCB with a minimum of two layers, including a ground plane, is recommended for optimal performance. The distance between the ground plane and the top layer should be less than or equal to 0.8 mm. On PCBs with more than two layers, put a keep-out area on the inner layers directly below the antenna matching circuitry (components between device pin ANT and the antenna) to reduce the stray capacitances that influence RF performance.

A matching network is needed between the RF pin ANT and the antenna, to match the antenna impedance (normally $50~\Omega$) to the optimum RF load impedance for the chip. For optimum performance, the impedance for the matching network should be set as described in the recommended package reference circuitry in Reference circuitry on page 345.

The DC supply voltage should be decoupled as close as possible to the VDD pins with high performance RF capacitors. See the schematics for recommended decoupling capacitor values. The supply voltage for the chip should be filtered and routed separately from the supply voltages of any digital circuitry.

Long power supply lines on the PCB should be avoided. All device grounds, VDD connections, and VDD bypass capacitors must be connected as close as possible to the IC. For a PCB with a topside RF ground plane, the VSS pins should be connected directly to the ground plane. For a PCB with a bottom ground plane, the best technique is to have via holes as close as possible to the VSS pads. A minimum of one via hole should be used for each VSS pin.

Fast switching digital signals should not be routed close to the crystal or the power supply lines. Capacitive loading of fast switching digital output lines should be minimized in order to avoid radio interference.

Note: The distance between the ground plane and the top layer should be less than or equal to 0.8 mm. If this design rule is not followed, Radio parameters may not meet specification.

7.3.4 PCB layout example

The two-layer PCB layout shown in the following figures is a reference layout for the WLCSP package with internal LDO setup.

For all available reference layouts, see the product page for the nRF52805 on www.nordicsemi.com.






Figure 121: Top silk layer




Figure 122: Top layer






Figure 123: Bottom layer

Important: No components in bottom layer.



8

Recommended operating conditions

The operating conditions are the physical parameters that the chip can operate within.

Symbol	Parameter	Notes	Min.	Nom.	Max.	Units
VDD	Supply voltage, independent of DCDC enable		1.7	3.0	3.6	V
t_{R_VDD}	Supply rise time (0 V to 1.7 V)				60	ms
TA	Operating temperature		-40	25	85	°C

Table 108: Recommended operating conditions

Important: The on-chip power-on reset circuitry may not function properly for rise times longer than the specified maximum.

8.1 WLCSP light sensitivity

WLCSP package variants are sensitive to visible and near infrared light, which means that a final product design must shield the chip properly.

For the WLCSP package variant, the marking side is covered with a light absorbing film, while the side edges of the chip and the ball side must be protected by coating or other means.



9 Absolute maximum ratings

Maximum ratings are the extreme limits to which the chip can be exposed for a limited amount of time without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the device.³⁵

	Note	Min.	Max.	Unit
Supply voltages				
VDD		-0.3	+3.9	V
VSS			0	V
I/O pin voltage				
V _{I/O} , VDD ≤3.6 V		-0.3	VDD + 0.3	V
V _{I/O} , VDD >3.6 V		-0.3	3.9	V
Environmental WLCSP package				
Storage temperature		-40	+125	°C
MSL	Moisture Sensitivity Level		1	
ESD HBM	Human Body Model		3	kV
ESD HBM Class	Human Body Model Class		2	
ESD CDM	Charged Device Model		1	kV
Flash memory				
Endurance		10 000		write/erase cycles
Retention at 85 °C		10		years

Table 109: Absolute maximum ratings



NORDIC

For accellerated life time testing (HTOL, etc) supply voltage should not exceed the recommended operating conditions max value, see Recommended operating conditions on page 351.

10 Ordering information

This chapter contains information on IC marking, ordering codes, and container sizes.

10.1 IC marking

The nRF52805 package is marked as shown in the following figure.




Figure 124: Package marking

10.2 Box labels

The following figures show the box labels used for nRF52805.




Figure 125: Inner box label






Figure 126: Outer box label

10.3 Order code

The following are the order codes and definitions for nRF52805.



Figure 127: Order code



Abbrevitation	Definition and implemented codes
N52/nRF52	nRF52 Series product
805	Part code
<pp></pp>	Package variant code
<vv></vv>	Function variant code
<h><p><f></f></p></h>	Build code
	H - Hardware version code
	P - Production configuration code (production site, etc.)
	F - Firmware version code (only visible on shipping container label)
<yy><ww><ll></ll></ww></yy>	Tracking code
	YY - Year code
	WW - Assembly week number
	LL - Wafer lot code
<cc></cc>	Container code

Table 110: Abbreviations

10.4 Code ranges and values

Defined here are the nRF52805 code ranges and values.

<pp></pp>	Package	Size (mm)	Pin/Ball count	Pitch (mm)
CA	WLCSP	2.482 x 2.464	28	0.4

Table 111: Package variant codes

<vv></vv>	Flash (kB)	RAM (kB)
AA	192	24

Table 112: Function variant codes

<h>></h>	Description
[A Z]	Hardware version/revision identifier (incremental)

Table 113: Hardware version codes



<p></p>	Description
[09]	Production device identifier (incremental)
[A Z]	Engineering device identifier (incremental)

Table 114: Production configuration codes

<f></f>	Description
[A N, P Z]	Version of preprogrammed firmware
[0]	Delivered without preprogrammed firmware

Table 115: Production version codes

<yy></yy>	Description
[0099]	Production year: 2000 to 2099

Table 116: Year codes

<ww></ww>	Description
[152]	Week of production

Table 117: Week codes

<ll></ll>	Description
[AA ZZ]	Wafer production lot identifier

Table 118: Lot codes

<cc></cc>	Description
R7	7" Reel
R	13" Reel
Т	Tray

Table 119: Container codes

10.5 Product options

Defined here are the nRF52805 product options.



Order code	MOQ (minimum ordering quantity)	Comment	
nRF52805-CAAA-R7	1500	Availability to be announced.	
nRF52805-CAAA-R	7000	Availability to be affilloufficed.	

Table 120: nRF52805 order codes



11 Legal notices

By using this documentation you agree to our terms and conditions of use. Nordic Semiconductor may change these terms and conditions at any time without notice.

Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function, or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Nordic Semiconductor ASA does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. If there are any discrepancies, ambiguities or conflicts in Nordic Semiconductor's documentation, the Product Specification prevails.

Nordic Semiconductor ASA reserves the right to make corrections, enhancements, and other changes to this document without notice.

Life support applications

Nordic Semiconductor products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury.

Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

RoHS and REACH statement

Refer to www.nordicsemi.com for complete hazardous substance reports, material composition reports, and latest version of Nordic's RoHS and REACH statements.

Trademarks

All trademarks, service marks, trade names, product names, and logos appearing in this documentation are the property of their respective owners.

Copyright notice

© Nordic Semiconductor ASA. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.

COMPANY WITH QUALITY SYSTEM CERTIFIED BY DNV GL

= ISO 9001 =



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RF System on a Chip - SoC category:

Click to view products by Nordic manufacturer:

Other Similar products are found below:

BCM20737A1KML2G BCM43236BKMLG EM06ELA-512-SGAS CYBL10463-56LQXI CYBL10562-56LQXI CYBL10563-68FLXIT

ATBTLC1000A-UU-T EC25AUFA-MINIPCIE BCM43242KFFBG BCM20707UA1KFFB1G ATWILC1000B-UU-T BCM4322KFBGH

ETRX3DVK357 EC25VFA-MINIPCIE EC25JFA-MINIPCIE EC25MXGA-MINIPCIE EC25AFXGA-MINIPCIE EC25AUXGA-MINIPCIE

EC25AUGC-MINIPCIE EC25AUTFA-MINIPCIE EC25AFFA-MINIPCIE EP06ALA-512-SGAD EM06ALA-512-SGAD EM12GPA-512
SGAD EC25EUGA-MINIPCIE TLSR8367EP16 EC25AFA-MINIPCIE CYBL10463-56LQXIT CC2511F32RSPR AX-SFEU-API-1-01
TB05 NRF51422-CFAC-R NRF51822-CDAB-R XR1015-QH-0G00 NCH-RSL10-101Q48-ABG AX8052F143-3-TX30 BLUENRG-232

ESP32-D2WD DA14585-00000AT2 AWR1642ABIGABLQ1 ESP32-D0WD ESP8266EX CYBL10561-56LQXI ATWINC1500B-MU-Y

DA14531-00000FX2 ESP32-C3FH4 ESP32-C3 ESP32-D0WDQ6 ESP32-D0WDQ6-V3 ESP32-D0WD-V3 ESP32-PICO-V3