## 4-channel I2C-bus switch with interrupt logic and reset

## Product Overview

The NCA9545 is a quad bidirectional translating switch controlled via the $I^{2} C$ bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register. Four interrupt inputs ( $\overline{\mathrm{NT} 3}-\overline{\mathrm{INTO}}$ ), one for each of the downstream pairs, are provided. One interrupt (INT) output acts as an AND of the four interrupt inputs.

An active-low reset ( $\overline{\text { RESET }}$ ) input allows the NCA9545 to recover from a situation in which one of the downstream $1^{2} \mathrm{C}$ buses is stuck in a low state. Pulling $\overline{\text { RESET }}$ low resets the $I^{2} C$ state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the VCC terminal can be used to limit the maximum high voltage, which will be passed by the NCA9545. This allows the use of different bus voltages on each pair, so that 1.8V , $2.5-\mathrm{V}$, or $3.3-\mathrm{V}$ parts can communicate with $5-\mathrm{V}$ parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O terminals are 5.5 V tolerant.

## Key Features

- 1-of-4 Bidirectional Translating Switches
- $I^{2} C$ Bus and SMBus Compatible
- Four Active-Low Interrupt Inputs
- Active-Low Interrupt Output
- Active-Low Reset Input
- Two Address Terminals, Allowing up to Four Devices on the $1^{2} C$ Bus
- Channel Selection via $I^{2} C$ Bus, in Any Combination
- Power-Up With All Switch Channels Deselected
- Low Ron Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3V, and 5-V Buses
- No Glitch on Power-Up
- Supports Hot Insertion
- Low Standby Current
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5.5 V Tolerant Inputs
- 0 to $400-\mathrm{kHz}$ Clock Frequency
- Latch-Up Performance Exceeds 100 mA per JESD 78
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
-1000-V Charged-Device Model (C101)


## Applications

- Servers
- Routers (Telecom Switching Equipment)
- Factory Automation
- Products With $1^{2}$ C Slave Address Conflicts (e.g. Multiple, Identical Temp Sensors)


## Device Information

| Part Number | Package | Body Size |
| :--- | :--- | :--- |
| NCA9545_DTSR | TSSOP20 | $6.5 \mathrm{~mm} * 4.5 \mathrm{~mm}$ |

## Functional Block Diagrams



Figure 1. NCA9545 Block Diagram

## Index

1. PIN CONFIGURATION AND FUNCTIONS ..... 3
2. ABSOLUTE MAXIMUM RATINGS ..... 4
3. RECOMMENDED OPERATING CONDITIONS ..... 4
4. THERMAL INFORMATION ..... 4
5. SPECIFICATIONS. ..... 5
5.1. Electrical Characteristics ..... 5
5.2. Dynamic Characteristics ..... 6
5.3. Parameter Measurement Information ..... 7
6. DETAILED DESCRIPTION ..... 9
6.1. Overview. ..... 9
6.2. Functional Block Diagram ..... 9
6.3. Feature Description ..... 10
6.4. Device functional Modes ..... 10
6.5. RESET INPUT ..... 10
6.6. Power-On Reset ..... 10
6.7. Programming ..... 10
6.8. $I^{2} C$ Interface ..... 10
6.9. CONTROL REGister ..... 12
6.10. Device Address ..... 12
6.11. Control Register Description ..... 12
6.12. Control Register Definition. ..... 12
6.13. Interrupt Handling ..... 13
7. APPLICATION AND IMPLEMENTATION ..... 13
7.1. TYPICAL APPLICATION. ..... 13
7.2. Design Requirements ..... 14
7.3. Detailed Design Procedure ..... 14
7.4. NCA9545 Application Curves ..... 15
8. LAYOUT ..... 15
8.1. LaYout Guidelines. ..... 15
9. PACKAGE INFORMATION ..... 16
10. ORDER INFORMATION ..... 16
11. DOCUMENTATION SUPPORT ..... 16
12. TAPE AND REEL INFORMATION ..... 17
13. REVISION HISTORY ..... 18

## 1. Pin Configuration and Functions



Figure 1.1 NCA9545 Package

Table 1.1 Pin Configuration and Description

| Symbol | Pin | Description |
| :---: | :---: | :---: |
| AO | 1 | Address input 0. Connect directly to VCC or ground. |
| A1 | 2 | Address input 1. Connect directly to VCC or ground. |
| $\overline{\text { RESET }}$ | 3 | Active-low reset input. Connect to VCC or $\mathrm{V}_{\text {DPum }}{ }^{1}$ through a pull-up resistor if not used. |
| $\overline{\text { INTO }}$ | 4 | Active-low interrupt input 0. Connect to $\mathrm{V}_{\text {DPuO }}{ }^{1}$ through a pull-up resistor. |
| SDO | 5 | Serial data 0. Connect to $\mathrm{V}_{\text {DPuo }}{ }^{1}$ through a pul-up resistor. |
| SCO | 6 | Serial clock 0. Connect to $\mathrm{V}_{\text {DPuo }}{ }^{1}$ through a pull-up resistor. |
| $\overline{\text { INT1 }}$ | 7 | Active-low interrupt input 1. Connect to $\mathrm{V}_{\text {DPU1 }}{ }^{1}$ through a pull-up resistor. |
| SD1 | 8 | Serial data 1. Connect to $\mathrm{V}_{\text {DPU1 }}{ }^{1}$ through a pull-up resistor. |
| SC1 | 9 | Serial clock 1. Connect to $\mathrm{V}_{\text {DPU1 }}{ }^{1}$ through a pull-up resistor. |
| GND | 10 | Ground |
| $\overline{\mathrm{INT}}$ | 11 | Active-low interrupt input 2. Connect to $\mathrm{V}_{\text {DPUU }}{ }^{1}$ through a pull-up resistor. |
| SD2 | 12 | Serial data 2. Connect to $\mathrm{V}_{\text {DPU2 }}{ }^{1}$ through a pull-up resistor. |
| SC2 | 13 | Serial clock 2. Connect to $\mathrm{V}_{\text {DPU2 }}{ }^{1}$ through a pull-up resistor. |
| $\overline{\text { INT3 }}$ | 14 | Active-low interrupt input 3. Connect to $\mathrm{V}_{\text {DPU3 }}{ }^{1}$ through a pull-up resistor. |
| SD3 | 15 | Serial data 3. Connect to $\mathrm{V}_{\text {DPU3 }}{ }^{1}$ through a pull-up resistor. |
| SC3 | 16 | Serial clock 3. Connect to $\mathrm{V}_{\text {DPU3 }}{ }^{1}$ through a pull-up resistor. |
| $\overline{\text { INT }}$ | 17 | Active-low interrupt output. Connect to $\mathrm{V}_{\text {Dpum }}{ }^{1}$ through a pull-up resistor. |
| SCL | 18 | Serial clock line. Connect to $\mathrm{V}_{\text {DPum }}{ }^{1}$ through a pull-up resistor. |
| SDA | 19 | Serial data line. Connect to $\mathrm{V}_{\text {dPum }}{ }^{1}$ through a pull-up resistor. |
| VCC | 20 | Supply power |

${ }^{1} \mathrm{~V}_{\text {Dpux }}$ is the pull-up reference voltage for the associated data line. $\mathrm{V}_{\text {Dpum }}$ is the master $I^{2} \mathrm{C}$ master reference voltage and $\mathrm{V}_{\text {Dpuo }}-\mathrm{V}_{\text {DPU3 }}$ are the slave channel reference voltages.

## 2. Absolute Maximum Ratings

| Parameters | Symbol | Min | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {cc }}$ | -0.5 | 7 | V |  |
| Input/output Voltage | $\mathrm{V}_{1} / \mathrm{V}_{0}$ | -0.5 | 7 | V |  |
| Input current | 1 |  | $\pm 25$ | mA |  |
| Output current | 10 |  | $\pm 25$ | mA | $\mathrm{V}_{0}<0 \mathrm{~V}$ |
| Continuous current through VCC or GND | Icc |  | $\pm 100$ | mA |  |
| Operating Temperature | Topr | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | Tstg | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| Electrostatic discharge | HBM |  | $\pm 2000$ | V |  |
|  | CDM |  | $\pm 1000$ | V |  |

## 3. Recommended Operating Conditions

| Parameters | Symbol | Min |  | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 1.65 | 5.5 | V | Conditions |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | $0.7^{*} \mathrm{~V}_{\mathrm{CC}}$ | 6 | V |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V | $\mathrm{ACL}, \mathrm{SDA}$ |  |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.5 | $0.3^{*} \mathrm{~V}_{\mathrm{CC}}$ | V | $\mathrm{A}, \mathrm{A} 0, \mathrm{INT3-INT0,RESET}$ |
|  |  | -0.5 | $0.3^{*} \mathrm{~V}_{\mathrm{CC}}$ | V | $\mathrm{SCL}, \mathrm{SDA}$ |
| Operating free-air temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ | $\mathrm{A} 1, \mathrm{~A} 0$, INT3-INT0, RESET |

## 4. Thermal Information

| Parameters | Symbol |  | Unit |
| :--- | :---: | :---: | :---: |
| Junction-to-ambient thermal resistance | $\theta_{\text {JA }}$ | 115.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-case(top) thermal resistance | $\theta_{\text {JC (top) }}$ | 48.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-board thermal resistance | $\theta_{\text {JB }}$ | 66.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## 5. Specifications

### 5.1. Electrical Characteristics

$\mathrm{V}_{\text {cC }}=2.7 \mathrm{~V}$ to 5.5 V ; $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise noted. Typical specification are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$

| Parameters <br> Supply | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage Range | $\mathrm{V}_{\text {cc }}$ | 1.65 | - | 5.5 | V |  |
| Power On Reset rising | $V_{\text {PORR }}$ | - | 1.15 | 1.4 | V | no load; $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or GND |
| Power On Reset falling | $V_{\text {PORF }}$ | 0.9 | 1.08 |  | V | no load; $\mathrm{VI}=\mathrm{V}_{\text {cc }}$ or GND |
| Supply current | Icc | - | - | 10 | $\mu \mathrm{A}$ | Operating mode; $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{Cc}}$ or GND; no load; $f_{\text {scl }}=100 \mathrm{kHz}$ |
| Standby current | $\mathrm{I}_{\text {stb }}$ | - | 0.3 | 5 | uA | Standby mode; $\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{l}}=\mathrm{V}_{\mathrm{cc}}$ or GND ; no load |

Input SCL; Input/Output SDA

| LOW-level input <br> voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.5 | - | $0.3^{*} \mathrm{~V}_{\mathrm{CC}}$ | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| HIGH-level input <br> voltage | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 * \mathrm{~V}_{\mathrm{CC}}$ | - | 6 | V |  |
| LOW-level output <br> current | IOL | 2.5 | 15 | - | mA | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |
| Input leakage <br> current | $\mathrm{I}_{\mathrm{L}}$ | -1 | 20 |  | mA | $\mathrm{~V}_{\mathrm{OL}}=0.6 \mathrm{~V}$ |
| Input <br> capacitance | $\mathrm{C}_{\mathrm{i}}$ | - | 15 | +1 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |

Select inputs A0,A1, $\overline{\text { INTO }}, \overline{\text { INT1 }}, \overline{\text { INT2 }}, \overline{\text { INT3 }}, \overline{\text { RESET }}$

| LOW-level input <br> voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.5 | - | $0.3^{*} \mathrm{~V}_{\mathrm{CC}}$ | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| HIGH-level input <br> voltage | $\mathrm{V}_{\mathrm{IH}}$ | $0.7^{*} \mathrm{~V}_{\mathrm{CC}}$ | - | 6 | V |  |
| Leakage current | $\mathrm{I}_{\mathrm{L}}$ | -1 | - | 1 | uA | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |
| Input <br> capacitance | $\mathrm{C}_{\mathrm{i}}$ | - | 1.6 | 3 | pF | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ |
| $\overline{\overline{I N T} \text { output }}$ |  |  |  |  |  |  |
| HIGH-level <br> output current | $\mathrm{I}_{\mathrm{OH}}$ | - | - | $\pm 1$ | uA |  |


| LOW-level output current | loL | 3 | 12 | - | mA | $\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.4 \mathrm{~V}^{[2]}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4 | 17 | - | mA | $\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.6 \mathrm{~V}^{[2]}$ |
| Pass gate |  |  |  |  |  |  |
| On-state resistance | Ron | 4 | 14 | 20 | $\Omega$ | $\mathrm{Vo}=0.4 \mathrm{~V}, \mathrm{l}_{\mathrm{O}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ |
|  |  | 5 | 16 | 25 | $\Omega$ | $\mathrm{Vo}=0.4 \mathrm{~V}, \mathrm{I}_{0}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=3 \mathrm{~V}$ |
|  |  | 6 | 19 | 30 |  | $\mathrm{Vo}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, \mathrm{~V}_{\text {cc }}=2.3 \mathrm{~V}$ |
|  |  | 10 | 28 | 40 |  | $\mathrm{Vo}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=1.65 \mathrm{~V}$ |
| Switch output voltage | $\mathrm{V}_{\text {O(SW) }}$ |  | 3.64 |  | V | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{l}_{\mathrm{O}(\mathrm{SW})}=-100 \mathrm{uA}$ |
|  |  | 2.6 |  | 4.5 |  | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ to 5.5 V , $\mathrm{l}_{\mathrm{O}(\mathrm{sw})}=-100 \mathrm{uA}$ |
|  |  |  | 2.15 |  |  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{o}(\mathrm{sw})}=-100 \mathrm{uA}$ |
|  |  | 1.6 |  | 2.8 | V | $\mathrm{V}_{\text {cC }}=3 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{l}_{\mathrm{o}(\mathrm{sw})}=-100 \mathrm{uA}$ |
|  |  |  | 1.46 |  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{I}_{(\mathrm{SW})}=-100 \mathrm{uA}$ |
|  |  | 1 |  | 1.9 |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V , $\mathrm{l}_{\mathrm{O}(\mathrm{SW})}=-100 \mathrm{uA}$ |
|  |  |  | 0.99 |  | V | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, \mathrm{l}_{\mathrm{O}(\mathrm{SW})}=-100 \mathrm{uA}$ |
|  |  | 0.5 |  | 1.2 |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to $1.95 \mathrm{~V}, \mathrm{l}_{\mathrm{O}(\mathrm{SW})}=-100 \mathrm{uA}$ |
| Leakage current | $I_{L}$ | -1 | - | +1 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or GND |
| $\mathrm{Ci}_{\text {o }}$ | Input/output capacitance | - | - | 6 | pF | $V_{1}=G N D$ |

### 5.2. Dynamic Characteristics

| Parameters | Symbol | Standard-mode I2Cbus |  | Fast-mode I2C-bus |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| propagation delay | $\mathrm{tPD}^{1}$ |  | 0.3 |  | 0.3 | ns |
| SCL clock frequency | $\mathrm{f}_{\text {ScL }}$ | 0 | 100 | 0 | 400 | kHz |
| bus free time between a STOP and START condition | $t_{\text {buF }}$ | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| hold time (repeated) START condition | $\mathrm{thD}_{\text {j STA }}{ }^{2}$ | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| set-up time for a repeated START condition | $\mathrm{t}_{\text {su;STA }}$ | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |
| set-up time for STOP condition | $\mathrm{t}_{\text {su;sto }}$ | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| data valid acknowledge time | $t_{\text {Vo; }}$ Ack | 0.3 | 3.45 | 0.1 | 0.9 | $\mu \mathrm{s}$ |
| data hold time | $t_{\text {HD; DAT }}{ }^{3}$ | 0 | - | 0 | - | ns |
| data valid time | ${\mathrm{tvj} ; \mathrm{DAT}^{4}}$ | 300 | - | 50 | - | ns |
| data set-up time | $t_{\text {Su; }}$ DAT | 250 | - | 100 | - | ns |


| LOW period of the SCL clock | tıow | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH period of the SCL clock | $\mathrm{t}_{\text {HIGH }}$ | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| fall time of both SDA and SCL signals | $\mathrm{t}_{\mathrm{f}}$ | - | 300 | $\begin{gathered} 20+ \\ 0.1 \mathrm{C}_{b}{ }^{5} \end{gathered}$ | 300 | ns |
| rise time of both SDA and SCL signals | $\mathrm{tr}_{\text {r }}$ | - | 1000 | $\begin{gathered} 20+ \\ 0.1 C_{b}{ }^{5} \end{gathered}$ | 300 | ns |
| pulse width of spikes that must be suppressed by the input filter | $\mathrm{t}_{\text {SP }}$ | - | 50 | - | 50 | ns |
| data output valid time | $\mathrm{t}_{\mathrm{v}(\mathrm{Q})}$ | - | 200 | - | 200 | ns |
| data input set-up time | $\mathrm{t}_{\text {su( })}$ | 150 | - | 150 | - | ns |
| data input hold time | $t_{\text {h(0) }}$ | 1 | - | 1 | - | $\mu \mathrm{s}$ |
| $\overline{\text { INT }}$ |  |  |  |  |  |  |
| Valid time from $\overline{\text { INTn }}$ to $\overline{\text { INT }}$ singal | $\mathrm{tivin}^{\text {ITNN-INT) }}$ | - | 4 | - | 4 | $\mu s$ |
| Delay time from $\overline{\mathrm{INTn}}$ to $\overline{\mathrm{INT}}$ inactive | $\mathrm{tirin}_{\text {(INTN-INT) }}$ | - | 2 | - | 2 | $\mu \mathrm{s}$ |
| Low-level rejection time | $T_{\text {w (rej) }}$ | 1 | - | 1 | - | $\mu \mathrm{s}$ |
| High-level rejection time | $T_{\text {w(re) }}{ }^{\text {H }}$ | 0.5 | - | 0.5 | - | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ |  |  |  |  |  |  |
| Low-level reset time | $T_{\text {w(rst)L }}$ | 4 |  | 4 |  | ns |
| Reset time | $\mathrm{t}_{\text {st }}$ | 500 |  | 500 |  | ns |
| Recovery time to START condition |  | 0 |  | 0 |  | ns |

${ }^{1}$ Pass gate propagation delay is calculated from the $20 \Omega$ typical Ron and the 15 pF load capacitance.
${ }^{2}$ After this period, the first clock pulse is generated.
${ }^{3}$ A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathrm{IH}_{(\text {min }}}$ of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
${ }^{4}$ Measurements taken with $1 \mathrm{k} \Omega$ pull-up resistor and 50 pF load.
${ }^{5} \mathrm{C}_{\mathrm{b}}=$ total capacitance of one bus line in pF .

### 5.3. Parameter Measurement Information



Figure 5.1 Definition of timing on $I^{2} \mathrm{C}$-bus


Figure 5.2 Definition of RESET timing

|  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| protocol | START <br> condition <br> (S) | bit 7 <br> MSB <br> (A7) | bit 6 <br> (A6) |  | bit 0 <br> (RN) | acknowledge <br> (A) | STOP <br> condition <br> (P) |  |



Figure $5.3 \mathrm{I}^{2} \mathrm{C}$-bus timing diagram


Figure 5.4 Expanded view of read input port register


Definitions test circuit:
$R_{L}=$ Load resistance.
$C_{L}=$ Load capacitance including jig and probe capacitance.
Copyright © 2019, NOVOSENSE

## $\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to the output impedance Zo of the pulse generator.

Figure 5.5 Test circuitry for switching times

## 6. Detailed Description

### 6.1. Overview

The NCA9545 is a 4-channel, bidirectional translating $I^{2} \mathrm{C}$ switch. The master SCL/SDA signal pair is directed to four channels of slave devices, SCO/SD0-SC3/SD3. Any individual downstream channel can be selected as well as any combination of the four channels. The NCA9545 also supports interrupt signals in order for the master to detect an interrupt on the $\overline{\mathrm{INT}}$ output terminal that can result from any of the slave devices connected to the $\overline{\mathrm{INT} 3-1 \mathrm{INTO}}$ input terminals.
The device offers an active-low $\overline{\text { RESET }}$ input which resets the state machine and allows the NCA9545 to recover should one of the downstream $I^{2} C$ buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, $\mathrm{V}_{\mathrm{cc}}$, also known as a power-on reset (POR) Both the RESET function and a POR will cause all channels to be deselected.
The connections of the $I^{2} C$ data path are controlled by the same $I^{2} C$ master device that is switched to communicate with multiple $I^{2} C$ slaves. After the successful acknowledgment of the slave address (hardware selectable by A0 and A1 terminals), a single 8 -bit control register is written to or read from to determine the selected channels and state of the interrupts.

The NCA9545 may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, $2.5-\mathrm{V}$, or $3.3-\mathrm{V}$ parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.

### 6.2. Functional Block Diagram



Figure 6.1 NCA9545 Functional block

### 6.3. Feature Description

The NCA9545 is a 4-channel, bidirectional translating switch for $1^{2} \mathrm{C}$ buses that supports Standard-Mode ( 100 kHz ) and Fast-Mode (400 kHz ) operation. The NCA9545 features $1^{2} \mathrm{C}$ control using a single 8-bit control register in which the four least significant bits control the enabling and disabling of the 4 switch channels of $I^{2} C$ data flow.

The NCA9545 also supports interrupt signals for each slave channel and this data is held in the four most significant bits of the control register. Depending on the application, voltage translation of the $I^{2} \mathrm{C}$ bus can also be achieved using the NCA9545 to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with $5-\mathrm{V}$ parts. Additionally, in the event that communication on the $I^{2} \mathrm{C}$ bus enters a fault state, the NCA9545 can be reset to resume normal operation using the $\overline{\text { RESET }}$ pin feature or by a power-on reset which results from cycling power to the device.

### 6.4. Device Functional Modes

### 6.5. RESET Input

The $\overline{\text { RESET }}$ input can be used to recover the NCA9545 from a bus-fault condition. The registers and the $I^{2} \mathrm{C}$ state machine within this device initialize to their default states if this signal is asserted low for a minimum of $\mathrm{t}_{\mathrm{wL}}$.
All channels also are deselected in this case. $\overline{\text { RESET }}$ must be connected to $V_{c C}$ through a pull-up resistor.

### 6.6. Power-On Reset

When power is applied to VCC, an internal power-on reset holds the NCA9545 in a reset condition until $\mathrm{V}_{\text {cC }}$ has reached $\mathrm{V}_{\text {porr }}$. At this point, the reset condition is released and the NCA9545 registers and $I^{2} C$ state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, $\mathrm{V}_{c c}$ must be lowered below at least $\mathrm{V}_{\text {porf }}$ to reset the device.

### 6.7. Programming

## 6.8. $I^{2} \mathrm{C}$ Interface

The $I^{2} \mathrm{C}$ bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 6.1)


Figure 6.1 Bit Transfer
Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure $6.2)$.


Figure 6.2 Definition of Start and Stop Conditions
A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 6.3).


Figure 6.3 System Configuration
The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 6.4). Setup and hold times must be taken into account.


Figure 6.4 Acknowledgment on the $I^{2} \mathrm{C}$ Bus
A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition. Data is transmitted to the NCA9545 control register using the write mode shown in Figure 6.5.


Figure 6.5 Write Control Register
Data is read from the NCA9545 control register using the read mode shown in Figure 6.6.


Figure 6.6 Read Control Register

### 6.9. Control Register

### 6.10.Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the NCA9545 is shown in Figure 6.7 To conserve power, no internal pull-up resistors are incorporated on the hardware-selectable address terminals, and they must be pulled high or low.


Figure 6.7 NCA9545 Address
The last bit of the slave address defines the operation to be performed. When set to a logic 1 , a read is selected, while a logic 0 selects a write operation.

### 6.11.Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the NCA9545, which is stored in the control register (see Figure 6.8). If multiple bytes are received by the NCA9545, it saves the last byte received. This register can be written and read via the $\mathrm{I}^{2} \mathrm{C}$ bus.


Figure 6.8 Control Register

### 6.12.Control Register Definition

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see Table 1). After the NCA9545 has been addressed, the control register is written. The four LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I2C bus. This ensures that all $\mathrm{SCn} / \mathrm{SDn}$ lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition must occur always right after the acknowledge cycle.

Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)

| $\overline{\text { INT3 }}$ | INT2 | INT1 | INTO | B3 | B2 | B1 | B0 | COMMAND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | X | X | 0 | Channel 0 disabled |
|  |  |  |  |  |  |  | 1 | Channel 0 enabled |
| X | X | X | X | X | X | 0 | X | Channel 1 disabled |
|  |  |  |  |  |  | 1 |  | Channel 1 enabled |
| X | X | X | X | X | 0 | X | X | Channel 2 disabled |
|  |  |  |  |  | 1 |  |  | Channel 2 enabled |
| X | X | X | X | 0 | X | X | X | Channel 3 disabled |
|  |  |  |  | 1 |  |  |  | Channel 3 enabled |
| 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | No channel selected, power-up/reset default state |

${ }^{1}$ Several channels can be enabled at the same time. For example, $\mathrm{B} 3=0, \mathrm{~B} 2=1, \mathrm{~B} 1=1, \mathrm{BO}=0$ means that channels 0 and 3 are disabled, and channels 1 are 2 and enabled. Care should be taken not to exceed the maximum bus capacity.

### 6.13. Interrupt Handling

The NCA9545 provides four interrupt inputs (one for each channel) and one open-drain interrupt output (see Table 2). When an interrupt is generated by any device, it is detected by the NCA9545 and the interrupt output is driven low. The channel does not need to be active for detection of the interrupt. A bit also is set in the control register. Bits 4-7 of the control register correspond to channels $0-3$ of the NCA9545, respectively. Therefore, if an interrupt is generated by any device connected to channel 1 , the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master then can address the NCA9545 and read the contents of the control register to determine which channel contains the device generating the interrupt. The master then can reconfigure the NCA9545 to select this channel and locate the device generating the interrupt and clear it.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs can be used as general-purpose inputs if the interrupt function is not required.
If unused, interrupt input(s) must be connected to VCC.
Table 2. Control Register Read (Interrupt) ${ }^{(1)}$

| $\overline{\text { INT3 }}$ | $\overline{\text { INT2 }}$ | $\overline{\text { INT1 }}$ | INTO | B3 | B2 | B1 | B0 | COMMAND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | 0 | X | X | X | X | No interrupt on channel 0 |
|  |  |  | 1 |  |  |  |  | Interrupt on channel 0 |
| X | X | 0 | X | X | X | X | X | No interrupt on channel 1 |
|  |  | 1 |  |  |  |  |  | Interrupt on channel 1 |
| X | 0 | X | X | X | X | X | X | No interrupt on channel 2 |
|  | 1 |  |  |  |  |  |  | Interrupt on channel 2 |
| 0 | X | X | X | X | X | X | X | No interrupt on channel 3 |
| 1 |  |  |  |  |  |  |  | Interrupt on channel 3 |

${ }^{1}$ Several interrupts can be active at the same time. For example, INT3 $=0, \operatorname{INT} 2=1, \operatorname{INT1}=1$, INT0 $=0$ means that there is no interrupt on channels 0 and 3 , and there is interrupt on channels 1 and 2.

## 7. Application and Implementation

Applications of the NCA9545 will contain an $I^{2} \mathrm{C}$ (or SMBus) master device and up to four $I^{2} \mathrm{C}$ slave devices. The downstream channels are ideally used to resolve $I^{2} \mathrm{C}$ slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: $0,1,2$, and 3 . When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the $I^{2} \mathrm{C}$ master can move on and read the next channel.

In an application where the $I^{2} \mathrm{C}$ bus will contain many additional slave devices that do not result in $\mathrm{I}^{2} \mathrm{C}$ slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See Design Requirements and Detailed Design Procedure).

### 7.1. Typical Application

A typical application of the NCA9545 will contain anywhere from 1 to 5 separate data pull-up voltages, $V_{\text {DPux }}$, one for the master device ( $\mathrm{V}_{\text {DPUM }}$ ) and one for each of the selectable slave channels ( $\mathrm{V}_{\text {DPUO }}-\mathrm{V}_{\text {DPU3 }}$ ). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage, $\mathrm{V}_{\text {pass }}=\mathrm{V}_{\text {Dpux }}$. Once the maximum Vpass is known, $\mathrm{V}_{\mathrm{cc}}$ can be selected easily using Figure 7.2 In an application where voltage translation is necessary, additional design requirements must be considered (See Design Requirements).

Figure 7.1 shows an application in which the NCA9545 can be used.


Figure 7.1 Typical Application Schematic

### 7.2. Design Requirements

The pull-up resistors on the $\overline{\text { INT3-INTO }}$ terminals in the application schematic are not required in all applications. If the device generating the interrupt has an open-drain output structure or can be tri-stated, a pull-up resistor is required. If the device generating the interrupt has a push-pull output structure and cannot be tri-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating in the application.

The AO and A1 terminals are hardware selectable to control the slave address of the NCA9545. These terminals may be tied directly to GND or VCC in the application.
If multiple slave channels will be activated simultaneously in the application, then the total lol from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors, $\mathrm{R}_{\mathrm{p}}$.
The pass-gate transistors of the NCA9545 are constructed such that the VCC voltage can be used to limit the maximum voltage that is passed from one $I^{2} \mathrm{C}$ bus to another.

Figure 7.2 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the Electrical Characteristics section of this data sheet). In order for the NCA9545 to act as a voltage translator, the $\mathrm{V}_{\text {pass }}$ voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and $2.7 \mathrm{~V}, \mathrm{~V}_{\text {pass }}$ must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure $7.2, \mathrm{Vpass}(\mathrm{max})$ is 2.7 V when the NCA9545A supply voltage is 4 V or lower, so the NCA9545A supply voltage could be set to 3.3 V . Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 7.1).

### 7.3. Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors, $\mathrm{R}_{\mathrm{p}}$, for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of $V_{\text {DPux, }}, V_{0 L}(\max )$, and ${ }_{\text {IoL }}$ :

$$
\begin{equation*}
\mathrm{R}_{p(\min )}=\frac{V_{D P U V}-V_{O L(\max )}}{I_{O L}} \tag{1}
\end{equation*}
$$

The maximum pull-up resistance is a function of the maximum rise time, $\operatorname{tr}$ ( 300 ns for fast-mode operation, $\mathrm{f}_{\mathrm{scL}}=$ 400 kHz ) and bus capacitance, $\mathrm{C}_{\mathrm{b}}$ :

$$
\begin{equation*}
\mathrm{R}_{p(\max )}=\frac{t_{r}}{0.8473 \times C_{b}} \tag{2}
\end{equation*}
$$

The maximum bus capacitance for an $I^{2} \mathrm{C}$ bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the NCA9545, $\mathrm{C}_{\text {io(OFF) }}$, the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.

### 7.4. NCA9545 Application Curves

Figure 7.2 Pass-Gate Voltage $\left(\mathrm{V}_{\text {pass }}\right)$ vs Supply Voltage $\left(\mathrm{V}_{\mathrm{cc}}\right)$ at Three Temperature Points
Figure 7.3 Maximum Pull-Up resistance $\left(R_{p(\max )}\right)$ vs Bus Capacitance $\left(C_{b}\right)$
Figure 7.4 Minimum Pull-Up resistance $\left(R_{p(m i n)}\right)$ vs Pull-up reference voltage $\left(V_{\text {Dpux }}\right)$

## 8. Layout

### 8.1. Layout Guidelines

For PCB layout of the NCA9545, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for $I^{2} \mathrm{C}$ signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and terminals that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC terminal, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.
In an application where voltage translation is not required, all VDPUX voltages and VCC could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, $\mathrm{V}_{\text {DPUM }}, \mathrm{V}_{\text {DPUO, }}, \mathrm{V}_{\text {DPU1 }}, \mathrm{V}_{\text {DPU2 }}$, and $\mathrm{V}_{\text {DPU3 }}$ may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I2C bus capacitance added by PCB parasitics, data lines (SCn, SDn and INTn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).


Figure 8.1 Typical Application PCB

## 9. Package Information



DIMENSIONS (mm are the original dimensions)

| UNIT | $\begin{gathered} A \\ \text { max. } \end{gathered}$ | A1 | $\mathrm{A}_{2}$ | A3 | $b_{p}$ | c | D ${ }^{(1)}$ | E (2) | e | HE | L | $L_{p}$ | Q | v | w | y | Z ${ }^{(1)}$ | ${ }^{8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.10 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 0.80 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.30 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 6.4 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.3 \end{aligned}$ | 0.65 | $\begin{aligned} & 6.6 \\ & 6.2 \end{aligned}$ | 1.0 | $\begin{aligned} & 0.75 \\ & 0.50 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.3 \end{aligned}$ | 0.2 | 0.13 | 0.1 | $\begin{aligned} & 0.5 \\ & 0.2 \end{aligned}$ | $8^{\circ}$ $0^{\circ}$ |

Figure 9.1 Package outline for TSSOP20

## 10. Order information

| Part Number | Pins | Temperature | MSL | Package Type | Package Drawing | Package Qty |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NCA9545-DTSR | 20 | -40 to $85^{\circ} \mathrm{C}$ | 1 | TSSOP20 | TSSOP | 2500 |

## 11. Documentation Support

| Part Number |  | Product Folder | Datasheet | Technical Documents |  | Isolator selection guide |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| NCA9545 | Click here | Click here | Click here | Click here |  |  |

## 12. Tape and Reel Information



SECTION Y-Y

(I) Measured from centreline of sprocket hole
to centreline of pocket.
(II) Cumulative tolerance of 10 sprocket
holes is $\pm 0.20$.
(III) Measured from centreline of sprocket
hole to centreline of pocket.
(IV) Other material available.
ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.

BACK VEW


ARBOR HOLE
$\frac{\text { DETAlL A }}{\text { SCALE }}$ : $3: 1$

| PRODUCT SPECIFICATION |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TAPE WIDTH | $\begin{aligned} & \not \equiv A \\ & \pm 20 \end{aligned}$ | $\begin{aligned} & \otimes N \\ & \pm 2.0 \end{aligned}$ | W1 | $w_{(M A X)}$ | W3 | $\underset{(\mathrm{MiN})}{\mathrm{E}}$ |
| 08MM | 330 | 178 | $8.4 \pm 26$ | 14.4 |  | 5.5 |
| 12 MM | 330 | 178 | 12.4土28 | 18.4 | noccaveorte | 5.5 |
| 16 MM | 330 | 178 | $16.4 \pm 28$ | 22.4 | TWEE WIH | 5.5 |
| 24MM | 330 | 178 | 24.4.20 | 30.4 | ITroreidic | 5.5 |
| 32MM | 330 | 178 | $32.4 \pm 2.8$ | 38.4 |  | 5.5 |


| SURFACE RESISTIMTY |  |  |  |
| :---: | :---: | :---: | :---: |
| LEGEND | SR RANGE | TYPE | COLOUR |
| A | BELOW $10^{12}$ | ANTSTATIC | ALL TYPES |
| B | $10^{8}$ TO $10^{41}$ | STATC DISSIPATVE | BLACK ONLY |
| C | $10^{\circ} \&$ EELOW $10^{8}$ | CONDUCTVE (CENERIC) | BLACK ONLY |
| E | $10^{\circ}$ TO $10^{-2}$ | ANTISTATIC (COATED) | AL TYPES |



Figure 12.1 Tape and Reel Information of TSSOP

## 13. Revision History

| Revision | Description | Date |
| :--- | :--- | :--- |
| 1.0 | Initial version | $2020 / 4 / 29$ |
| 1.1 | Added tape and reel information | $2020 / 7 / 6$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Interface - Specialised category:
Click to view products by NOVOSENSE manufacturer:
Other Similar products are found below :
CY7C910-51LMB MC33689DPEWR2 MC33975ATEKR2 MEC1632-AUE MC33978AEK RKSAS4 FTP-637DSL633R MC33978AEKR2 TDA8035HN/C2/S1J MC34978AEK PCA9704PWJ S6BT112A01SSBB202 TC358870XBG(NOK) TC7PCI3212MT,LF(S MCW1001AI/SS HOA6241-001 TDA8026ET/C2,518 AS3935-BQFT NCN8025MTTBG C100N50Z4A SN65HVD63RGTT TDA8034AT/C1,112 ISL35411DRZ-TS TDA8035HN/C1/S1J TDA8034HN/C1,118 ECSNOASP NCS2300MUTAG AD5700-1ACPZ-RL7 AD5700-1BCPZ-R5 AD5700ACPZ-RL7 LTC6820HMS\#3ZZTRPBF AP 50 B10 AP 50 B420L VC120648D101RP DHR 100 C420 XL1192D XD7135 SP339EER1-L SP331CT-L SP336EEY-L SP337EUCY-L SP3508CF-L XR34350IL MC33972TEW MC33975ATEK HAIS 400-P HAIS 50-P HAIS 100-P HAS 200-S ST8024CTR

