4-bit dual supply translating transceiver with configurable voltage translation; 3-state

Rev. 5 — 17 December 2015

**Product data sheet** 

### 1. General description

The 74AVCH4T245 is a 4-bit, dual supply transceiver that enables bidirectional level translation. The device can be used as two 2-bit transceivers or as a 4-bit transceiver. It features two 2-bit input-output ports (nAn and nBn), a direction control input (nDIR), a output enable input (nOE) and dual supply pins ( $V_{CC(A)}$  and  $V_{CC(B)}$ ). Both  $V_{CC(A)}$  and  $V_{CC(B)}$  can be supplied at any voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins nAn, nOE and nDIR are referenced to  $V_{CC(A)}$  and pins nBn are referenced to  $V_{CC(B)}$ . A HIGH on nDIR allows transmission from nAn to nBn and a LOW on nDIR allows transmission from nBn to nAn. The output enable input (nOE) can be used to disable the outputs so the buses are effectively isolated.

The device is fully specified for partial power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either  $V_{CC(A)}$  or  $V_{CC(B)}$  are at GND level, both nAn and nBn outputs are in the high-impedance OFF-state. The bus hold circuitry on the powered-up side always stays active.

The 74AVCH4T245 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

### 2. Features and benefits

- Wide supply voltage range:
  - ◆ V<sub>CC(A)</sub>: 0.8 V to 3.6 V
  - V<sub>CC(B)</sub>: 0.8 V to 3.6 V
- Complies with JEDEC standards:
  - JESD8-12 (0.8 V to 1.3 V)
  - JESD8-11 (0.9 V to 1.65 V)
  - ◆ JESD8-7 (1.2 V to 1.95 V)
  - ◆ JESD8-5 (1.8 V to 2.7 V)
  - JESD8-B (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114E Class 3B exceeds 8000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101C exceeds 1000 V
- Maximum data rates:
  - ◆ 380 Mbit/s (≥ 1.8 V to 3.3 V translation)



4-bit dual supply translating transceiver; 3-state

- ◆ 200 Mbit/s (≥ 1.1 V to 3.3 V translation)
- ◆ 200 Mbit/s (≥ 1.1 V to 2.5 V translation)
- 200 Mbit/s ( $\geq$  1.1 V to 1.8 V translation)
- 150 Mbit/s ( $\geq$  1.1 V to 1.5 V translation)
- ◆ 100 Mbit/s (≥ 1.1 V to 1.2 V translation)
- Suspend mode
- Bus hold on data inputs
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

## 3. Ordering information

#### Table 1.Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74AVCH4T245D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
74AVCH4T245PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				
74AVCH4T245BQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm	SOT763-1				
74AVCH4T245GU	–40 °C to +125 °C	XQFN16	plastic, extremely thin quad flat package; no leads; 16 terminals; body $1.80 \times 2.60 \times 0.50$ mm	SOT1161-1				


## 4. Marking


#### Table 2.Marking codes

Type number	Marking code
74AVCH4T245D	74AVCH4T245D
74AVCH4T245PW	CH4T245
74AVCH4T245BQ	H4T245
74AVCH4T245GU	К4

4-bit dual supply translating transceiver; 3-state

## 5. Functional diagram







4-bit dual supply translating transceiver; 3-state

## 6. Pinning information

### 6.1 Pinning





4-bit dual supply translating transceiver; 3-state

### 6.2 Pin description

Table 3. Pin	description		
Symbol	Pin		Description
	SOT109-1, SOT403-1 and SOT763-1	SOT1161-1	
V <sub>CC(A)</sub>	1	3	supply voltage A (nAn, n $\overline{\text{OE}}$ and nDIR inputs are referenced to $V_{\text{CC}(A)})$
1DIR, 2DIR	2, 3	4, 5	direction control
1A1, 1A2	4, 5	6, 7	data input or output
2A1, 2A2	6, 7	8, 9	data input or output
GND <sup>[1]</sup>	8, 9	10, 11	ground (0 V)
2B2, 2B1	10, 11	12, 13	data input or output
1B2, 1B1	12, 13	14, 15	data input or output
2 <u>0E</u> , 1 <u>0E</u>	14, 15	16, 1	output enable input (active LOW)
V <sub>CC(B)</sub>	16	2	supply voltage B (nBn inputs are referenced to $V_{\text{CC}(\text{B})}$ )

[1] All GND pins must be connected to ground (0 V).

## 7. Functional description

### Table 4.Function table

Supply voltage	Input		Input/output <sup>[3]</sup>	
V <sub>CC(A)</sub> , V <sub>CC(B)</sub>	) nOE <sup>[2]</sup> nDIR <sup>[2]</sup>		nAn <sup>[2]</sup>	nBn <sup>[2]</sup>
0.8 V to 3.6 V	L	L	nAn = nBn	input
0.8 V to 3.6 V	L	Н	input	nBn = nAn
0.8 V to 3.6 V	Н	X	Z	Z
GND <sup>[3]</sup>	X	Х	Z	Z

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

[2] The nAn, nDIR and n $\overline{OE}$  input circuit is referenced to V<sub>CC(A)</sub>; The nBn input circuit is referenced to V<sub>CC(B)</sub>.

[3] If at least one of  $V_{CC(A)}$  or  $V_{CC(B)}$  is at GND level, the device goes into suspend mode.

4-bit dual supply translating transceiver; 3-state

## 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC(A)</sub>	supply voltage A			-0.5	+4.6	V
V <sub>CC(B)</sub>	supply voltage B			-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+4.6	V
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V		-50	-	mA
Vo	output voltage	Active mode	<u>[1][2][3]</u>	-0.5	V <sub>CCO</sub> + 0.5	V
		Suspend or 3-state mode	[1]	-0.5	+4.6	V
lo	output current	$V_{O} = 0 V$ to $V_{CCO}$	[2]	-	±50	mA
I <sub>CC</sub>	supply current	per $V_{CC(A)}$ or $V_{CC(B)}$ pin		-	100	mA
I <sub>GND</sub>	ground current	per GND pin		-100	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$				
		SO16, TSSOP16 and DHVQFN16	<u>[4]</u>	-	500	mW
		XQFN16	[5]	-	250	mW

[1] The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.

 $\label{eq:Vcco} \ensuremath{\text{[2]}} \quad V_{\text{CCO}} \ensuremath{\text{ is the supply voltage associated with the output port.}$ 

[3]  $V_{CCO}$  + 0.5 V should not exceed 4.6 V.

[4] For SO16 package: above 70 °C the value of P<sub>tot</sub> derates linearly at 8 mW/K.

For TSSOP16 package: above 60 °C the value of  $P_{tot}$  derates linearly at 5.5 mW/K. For DHVQFN16 package: above 60 °C the value of  $P_{tot}$  derates linearly at 4.5 mW/K.

[5] For XQFN16 package: above 133 °C the value of  $P_{tot}$  derates linearly with 14.5 mW/K.

## 9. Recommended operating conditions

#### Table 6. Recommended operating conditions

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC(A)</sub>	supply voltage A			0.8	3.6	V
V <sub>CC(B)</sub>	supply voltage B			0.8	3.6	V
VI	input voltage			0	3.6	V
Vo	output voltage	Active mode	[1]	0	V <sub>CCO</sub>	V
		Suspend or 3-state mode		0	3.6	V
T <sub>amb</sub>	ambient temperature			-40	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CCI} = 0.8 V \text{ to } 3.6 V$	[2]	-	5	ns/V

[1]  $V_{CCO}$  is the supply voltage associated with the output port.

[2]  $V_{CCI}$  is the supply voltage associated with the input port.

4-bit dual supply translating transceiver; 3-state

## **10. Static characteristics**

### Table 7. Typical static characteristics at $T_{amb} = 25 \text{ °C} [1][2]$

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$					
		$I_{O} = -1.5 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V}$		-	0.69	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$					
		$I_{O}$ = 1.5 mA; $V_{CC(A)} = V_{CC(B)} = 0.8 V$		-	0.07	-	V
I	input leakage current	nDIR, n $\overline{OE}$ input; V <sub>I</sub> = 0 V or 3.6 V; V <sub>CC(A)</sub> = V <sub>CC(B)</sub> = 0.8 V to 3.6 V		-	±0.025	±0.25	μA
I <sub>BHL</sub>	bus hold LOW current	A or B port; $V_I = 0.42$ V; $V_{CC(A)} = V_{CC(B)} = 1.2$ V	[3]	-	26	-	μΑ
I <sub>BHH</sub>	bus hold HIGH current	A or B port; $V_I = 0.78 V$ ; $V_{CC(A)} = V_{CC(B)} = 1.2 V$	[4]	-	-24	-	μA
I <sub>BHLO</sub>	bus hold LOW overdrive current	A or B port; $V_{CC(A)} = V_{CC(B)} = 1.2 V$	[5]	-	27	-	μA
I <sub>BHHO</sub>	bus hold HIGH overdrive current	A or B port; $V_{CC(A)} = V_{CC(B)} = 1.2 V$	[6]	-	-26	-	μA
I <sub>OZ</sub>	OFF-state output current	A or B port; $V_O = 0$ V or $V_{CCO}$ ; $V_{CC(A)} = V_{CC(B)} = 3.6$ V	[7]	-	±0.5	±2.5	μA
		suspend mode A port; $V_O = 0$ V or $V_{CCO}$ ; $V_{CC(A)} = 3.6$ V; $V_{CC(B)} = 0$ V	[7]	-	±0.5	±2.5	μA
		suspend mode B port; $V_O = 0$ V or $V_{CCO}$ ; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 3.6$ V	<u>[7]</u>	-	±0.5	±2.5	μA
I <sub>OFF</sub>	power-off leakage current	A port; V <sub>1</sub> or V <sub>O</sub> = 0 V to 3.6 V; V <sub>CC(A)</sub> = 0 V; V <sub>CC(B)</sub> = 0.8 V to 3.6 V		-	±0.1	±1	μA
		B port; V <sub>1</sub> or V <sub>O</sub> = 0 V to 3.6 V; V <sub>CC(B)</sub> = 0 V; V <sub>CC(A)</sub> = 0.8 V to 3.6 V		-	±0.1	±1	μA
CI	input capacitance	nDIR, n $\overline{OE}$ input; V <sub>I</sub> = 0 V or 3.3 V; V <sub>CC(A)</sub> = V <sub>CC(B)</sub> = 3.3 V		-	1.0	-	pF
C <sub>I/O</sub>	input/output capacitance	A and B port; V <sub>O</sub> = 3.3 V or 0 V; V <sub>CC(A)</sub> = V <sub>CC(B)</sub> = 3.3 V		-	4.0	-	pF

[1] V<sub>CCO</sub> is the supply voltage associated with the output port.

[2] V<sub>CCI</sub> is the supply voltage associated with the data input port.

[3] The bus hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>I</sub> to GND and then raising it to V<sub>IL</sub> max.

[4] The bus hold circuit can source at least the minimum high sustaining current at  $V_{IH}$  min.  $I_{BHH}$  should be measured after raising  $V_I$  to  $V_{CC}$  and then lowering it to  $V_{IH}$  min.

[5] An external driver must source at least  $I_{BHLO}$  to switch this node from LOW to HIGH.

[6] An external driver must sink at least I<sub>BHHO</sub> to switch this node from HIGH to LOW.

[7] For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

# 74AVCH4T245

### 4-bit dual supply translating transceiver; 3-state

#### Table 8. Static characteristics [1][2]

Symbol	Parameter	Conditions	–40 °C te	o +85 °C	–40 °C to	• +125 °C	Unit
			Min	Мах	Min	Max	-
V <sub>IH</sub>	HIGH-level	data input					
	V <sub>CCI</sub> = 0.8 V	0.70V <sub>CCI</sub>	-	0.70V <sub>CCI</sub>	-	V	
	ol       Parameter         HIGH-level       input voltage         LOW-level       input voltage         LOW-level       input voltage         HIGH-level       input voltage	V <sub>CCI</sub> = 1.1 V to 1.95 V	0.65V <sub>CCI</sub>	-	0.65V <sub>CCI</sub>	-	V
		V <sub>CCI</sub> = 2.3 V to 2.7 V	1.6	-	1.6	-	V
		V <sub>CCI</sub> = 3.0 V to 3.6 V	2	-	2	-	V
	nDIR, nOE input						
		V <sub>CC(A)</sub> = 0.8 V	0.70V <sub>CC(A)</sub>	-	0.70V <sub>CC(A)</sub>	-	V
		V <sub>CC(A)</sub> = 1.1 V to 1.95 V	0.65V <sub>CC(A)</sub>	-	0.65V <sub>CC(A)</sub>	-	V
		V <sub>CC(A)</sub> = 2.3 V to 2.7 V	1.6	-	1.6	-	V
		V <sub>CC(A)</sub> = 3.0 V to 3.6 V	2	-	2	-	V
/ <sub>IL</sub>	LOW-level	data input					
input voltage	V <sub>CCI</sub> = 0.8 V	-	0.30V <sub>CCI</sub>	-	0.30V <sub>CCI</sub>	V	
	V <sub>CCI</sub> = 1.1 V to 1.95 V	-	0.35V <sub>CCI</sub>	-	0.35V <sub>CCI</sub>	V	
	$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$	-	0.7	-	0.7	V	
		V <sub>CCI</sub> = 3.0 V to 3.6 V	-	0.8	-	0.8	V
		nDIR, nOE input					
		V <sub>CC(A)</sub> = 0.8 V	-	0.30V <sub>CC(A)</sub>	-	0.30V <sub>CC(A)</sub>	V
		V <sub>CC(A)</sub> = 1.1 V to 1.95 V	-	0.35V <sub>CC(A)</sub>	-	0.35V <sub>CC(A)</sub>	V
		V <sub>CC(A)</sub> = 2.3 V to 2.7 V	-	0.7	-	0.7	V
		V <sub>CC(A)</sub> = 3.0 V to 3.6 V	-	0.8	-	0.8	V
/ <sub>ОН</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$					
			V <sub>CCO</sub> – 0.1	-	V <sub>CCO</sub> – 0.1	-	V
		$I_{O} = -3 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	0.85	-	0.85	-	V
		$I_{O} = -6 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	1.05	-	1.05	-	V
		$I_{O} = -8 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	1.2	-	1.2	-	V
		$I_{O} = -9 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	1.75	-	1.75	-	V
		$I_{O} = -12 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	2.3	-	2.3	-	V

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

#### 4-bit dual supply translating transceiver; 3-state

#### -40 °C to +85 °C -40 °C to +125 °C Symbol Parameter Conditions Unit Min Max Min Max LOW-level VOL $V_I = V_{IH} \text{ or } V_{IL}$ output $I_0 = 100 \ \mu A;$ V 0.1 0.1 -voltage $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$ $I_0 = 3 \text{ mA};$ V 0.25 0.25 \_ \_ $V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$ $I_0 = 6 \text{ mA};$ 0.35 0.35 V \_ \_ $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$ $I_0 = 8 \text{ mA};$ 0.45 0.45 v \_ \_ $V_{CC(A)} = V_{CC(B)} = 1.65 V$ $I_0 = 9 \text{ mA};$ V 0.55 0.55 - $V_{CC(A)} = V_{CC(B)} = 2.3 V$ $I_0 = 12 \text{ mA};$ 0.7 0.7 V -- $V_{CC(A)} = V_{CC(B)} = 3.0 V$ nDIR, n $\overline{OE}$ input; V<sub>1</sub> = 0 V or 3.6 V; I<sub>L</sub> input leakage +1 ±5 μА \_ \_ current $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$ [3] bus hold A or B port **I<sub>BHL</sub>** LOW current $V_1 = 0.49 V_2$ 15 15 μА -- $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$ $V_1 = 0.58 V_2^2$ 25 25 μA - $V_{CC(A)} = V_{CC(B)} = 1.65 V$ $V_{I} = 0.70 V;$ 45 \_ 45 \_ μA $V_{CC(A)} = V_{CC(B)} = 2.3 V$ $V_1 = 0.80 V_2$ 100 90 μА -\_ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$ [4] bus hold A or B port I<sub>BHH</sub> HIGH current $V_1 = 0.91 V;$ -15 -15 μA \_ \_ $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$ $V_1 = 1.07 V;$ -25 -25 μA - $V_{CC(A)} = V_{CC(B)} = 1.65 V$ $V_{I} = 1.60 V;$ -45 --45 μΑ $V_{CC(A)} = V_{CC(B)} = 2.3 V$ $V_1 = 2.00 V_2^2$ -100-100 uА \_ $V_{CC(A)} = V_{CC(B)} = 3.0 V$ bus hold A or B port [5] **I**BHLO LOW $V_{CC(A)} = V_{CC(B)} = 1.6 V$ 125 125 μA \_ overdrive $V_{CC(A)} = V_{CC(B)} = 1.95 V$ 200 200 uА -\_ current $V_{CC(A)} = V_{CC(B)} = 2.7 V$ 300 300 μA -- $V_{CC(A)} = V_{CC(B)} = 3.6 V$ 500 500 μΑ --[6] bus hold A or B port **I**BHHO HIGH $V_{CC(A)} = V_{CC(B)} = 1.6 V$ -125 -125 -μΑ overdrive $V_{CC(A)} = V_{CC(B)} = 1.95 V$ -200 -200 μA -\_ current $V_{CC(A)} = V_{CC(B)} = 2.7 V$ -300 -300 \_ μΑ \_ $V_{CC(A)} = V_{CC(B)} = 3.6 V$ -500 -500 μA --

#### Table 8. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

74AVCH4T245 Product data sheet

### 4-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions		–40 °C to +85 °C		–40 °C to	+125 °C	Unit
				Min	Max	Min	Max	
I <sub>OZ</sub> OFF-state output		A or B port; $V_0 = 0 V \text{ or } V_{CCO}$ ; $V_{CC(A)} = V_{CC(B)} = 3.6 V$	[7]	-	±5	-	±30	μΑ
	current	suspend mode A port; $V_O = 0 V \text{ or } V_{CCO}; V_{CC(A)} = 3.6 V;$ $V_{CC(B)} = 0 V$	[7]	-	±5	-	±30	μA
		suspend mode B port; $V_O = 0 V \text{ or } V_{CCO}; V_{CC(A)} = 0 V;$ $V_{CC(B)} = 3.6 V$	[7]	-	±5	-	±30	μA
I <sub>OFF</sub>	power-off leakage current	A port; V <sub>1</sub> or V <sub>O</sub> = 0 V to 3.6 V; V <sub>CC(A)</sub> = 0 V; V <sub>CC(B)</sub> = 0.8 V to 3.6 V		-	±5	-	±30	μA
		B port; V <sub>1</sub> or V <sub>O</sub> = 0 V to 3.6 V; V <sub>CC(B)</sub> = 0 V; V <sub>CC(A)</sub> = 0.8 V to 3.6 V		-	±5	-	±30	μA

#### Table 8. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

### 4-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions	–40 °C t	to +85 °C	–40 °C to	o +125 ℃	Unit
			Min	Max	Min	Max	_
I <sub>CC</sub>	-	A port; $V_I = 0$ V or $V_{CCI}$ ; $I_O = 0$ A					
cc supply	$\label{eq:V_CC(A)} \begin{array}{c} V_{CC(A)} = 0.8 \ V \ to \ 3.6 \ V; \\ V_{CC(B)} = 0.8 \ V \ to \ 3.6 \ V \end{array}$	-	10	-	55	μA	
		$V_{CC(A)} = 1.1 V \text{ to } 3.6 V;$ $V_{CC(B)} = 1.1 V \text{ to } 3.6 V$	-	8	-	50	μA
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$	-	8	-	50	μA
		$V_{CC(A)} = 0 V; V_{CC(B)} = 3.6 V$	-2	-	-12	-	μA
		B port; $V_I = 0$ V or $V_{CCI}$ ; $I_O = 0$ A					
		$V_{CC(A)} = 0.8 V \text{ to } 3.6 V;$ $V_{CC(B)} = 0.8 V \text{ to } 3.6 V$	-	10	-	55	μA
		$V_{CC(A)} = 1.1 V \text{ to } 3.6 V;$ $V_{CC(B)} = 1.1 V \text{ to } 3.6 V$	-	8	-	50	μA
		$V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$	-2	-	-12	-	μΑ
		$V_{CC(A)} = 0 V; V_{CC(B)} = 3.6 V$	-	8	-	50	μA
			-	20	-	70	μΑ
		$ \begin{array}{l} \mbox{A plus B port } (I_{CC(A)} + I_{CC(B)}); \\ I_{O} = 0 \mbox{ A}; \mbox{ V}_{I} = 0 \mbox{ V or } V_{CCI}; \\ V_{CC(A)} = 1.1 \mbox{ V to } 3.6 \mbox{ V}; \\ V_{CC(B)} = 1.1 \mbox{ V to } 3.6 \mbox{ V} \end{array} $	-	16	-	65	μA

#### Table 8. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

[1] V<sub>CCO</sub> is the supply voltage associated with the output port.

[2] V<sub>CCI</sub> is the supply voltage associated with the data input port.

- [3] The bus hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>I</sub> to GND and then raising it to V<sub>IL</sub> max.
- [4] The bus hold circuit can source at least the minimum high sustaining current at  $V_{IH}$  min.  $I_{BHH}$  should be measured after raising  $V_I$  to  $V_{CC}$  and then lowering it to  $V_{IH}$  min.
- [5] An external driver must source at least  $I_{BHLO}$  to switch this node from LOW to HIGH.
- [6] An external driver must sink at least I<sub>BHHO</sub> to switch this node from HIGH to LOW.
- [7] For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

Table 9.	Typical total	supply current	$(I_{CC(A)} + I_{CC(B)})$
----------	---------------	----------------	---------------------------

V <sub>CC(A)</sub>	V <sub>CC(B)</sub>							
	0 V	0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
0 V	0	0.1	0.1	0.1	0.1	0.1	0.1	μA
0.8 V	0.1	0.1	0.1	0.1	0.1	0.3	1.6	μA
1.2 V	0.1	0.1	0.1	0.1	0.1	0.1	0.8	μA
1.5 V	0.1	0.1	0.1	0.1	0.1	0.1	0.4	μA
1.8 V	0.1	0.1	0.1	0.1	0.1	0.1	0.2	μA
2.5 V	0.1	0.3	0.1	0.1	0.1	0.1	0.1	μA
3.3 V	0.1	1.6	0.8	0.4	0.2	0.1	0.1	μA

4-bit dual supply translating transceiver; 3-state

## **11. Dynamic characteristics**

# Table 10. Typical power dissipation capacitance at $V_{CC(A)} = V_{CC(B)}$ and $T_{amb} = 25 \ ^{\circ}C \ ^{[1][2]}$ Voltages are referenced to GND (ground = 0 V).

Conditions Symbol Parameter  $V_{CC(A)} = V_{CC(B)}$ Unit 0.8 V 1.2 V 1.5 V 1.8 V 2.5 V 3.3 V power dissipation A port: (direction nAn to 0.2 0.2 0.2 0.2 0.4 C<sub>PD</sub> 0.3 pF capacitance nBn); output enabled A port: (direction nAn to 0.2 0.2 0.2 0.2 0.3 pF 0.4 nBn); output disabled A port: (direction nBn to 9.7 9.5 9.8 9.9 10.7 11.9 pF nAn); output enabled A port: (direction nBn to 0.6 0.6 0.6 0.6 0.7 0.7 pF nAn); output disabled pF B port: (direction nAn to 9.7 10.7 11.9 9.5 9.8 9.9 nBn); output enabled B port: (direction nAn to 0.6 0.6 0.6 0.6 0.7 0.7 pF nBn); output disabled B port: (direction nBn to 0.2 0.2 0.2 0.2 0.3 0.4 pF nAn); output enabled B port: (direction nBn to 0.2 0.2 0.2 0.2 0.3 0.4 pF nAn); output disabled

[1]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i = input frequency in MHz;$ 

 $f_o = output frequency in MHz;$ 

 $C_L$  = load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$  = sum of the outputs.

[2]  $f_i = 10 \text{ MHz}$ ;  $V_I = \text{GND}$  to  $V_{CC}$ ;  $t_r = t_f = 1 \text{ ns}$ ;  $C_L = 0 \text{ pF}$ ;  $R_L = \infty \Omega$ .

### 4-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions	V <sub>CC(B)</sub>							
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V		
t <sub>pd</sub> propagation	propagation delay	nAn to nBn	14.5	7.3	6.5	6.2	5.9	6.0	ns	
		nBn to nAn	14.5	12.7	12.4	12.3	12.1	12.0	ns	
t <sub>dis</sub>	disable time	nOE to nAn	14.3	14.3	14.3	14.3	14.3	14.3	ns	
		nOE to nBn	17.0	9.9	9.0	9.4	9.0	9.7	ns	
t <sub>en</sub> e	enable time	nOE to nAn	18.2	18.2	18.2	18.2	18.2	18.2	ns	
		nOE to nBn	19.2	10.7	9.8	9.6	9.7	10.2	ns	

# Table 11. Typical dynamic characteristics at $V_{CC(A)} = 0.8 V$ and $T_{amb} = 25 \ ^{\circ}C$ [1]Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8

[1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

### Table 12. Typical dynamic characteristics at $V_{CC(B)} = 0.8$ V and $T_{amb} = 25$ °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8

Symbol	Parameter	Conditions	V <sub>CC(A)</sub>						
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
t <sub>pd</sub>	propagation delay	nAn to nBn	14.5	12.7	12.4	12.3	12.1	12.0	ns
		nBn to nAn	14.5	7.3	6.5	6.2	5.9	6.0	ns
t <sub>dis</sub>	disable time	nOE to nAn	14.3	5.5	4.1	4.0	3.0	3.5	ns
		nOE to nBn	17.0	13.8	13.4	13.1	12.9	12.7	ns
t <sub>en</sub>	enable time	nOE to nAn	18.2	5.6	4.0	3.2	2.4	2.2	ns
		nOE to nBn	19.2	14.6	14.1	13.9	13.7	13.6	ns

[1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

### 4-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions					٧c	C(B)					Unit
			$1.2~V\pm0.1~V$		1.5 V :	± 0.1 V	$1.8 V \pm 0.15 V$		2.5 V	± 0.2 V	3.3 V :	± 0.3 V	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>CC(A)</sub> =	1.1 V to 1.3 V												_
t <sub>pd</sub>	propagation	nAn to nBn	0.5	9.4	0.5	7.1	0.5	6.2	0.5	5.2	0.5	5.1	ns
c	delay	nBn to nAn	0.5	9.4	0.5	8.9	0.5	8.7	0.5	8.4	0.5	8.2	ns
t <sub>dis</sub>	disable time	n <mark>OE</mark> to nAn	1.8	10.9	1.8	10.9	1.8	10.9	1.8	10.9	1.8	10.9	ns
		n <mark>OE</mark> to nBn	1.9	12.4	1.9	9.6	1.9	9.5	1.4	8.1	1.2	9.1	ns
t <sub>en</sub>	enable time	n <mark>OE</mark> to nAn	1.4	12.8	1.4	12.8	1.4	12.8	1.4	12.8	1.4	12.8	ns
		nOE to nBn	1.1	13.3	1.1	10.0	1.1	8.9	1.0	7.9	1.0	7.7	ns
V <sub>CC(A)</sub> =	1.4 V to 1.6 V												
t <sub>pd</sub>	propagation	nAn to nBn	0.3	8.9	0.3	6.3	0.3	5.2	0.3	4.2	0.3	4.2	ns
	delay	nBn to nAn	0.7	7.1	0.7	6.3	0.5	6.0	0.4	5.7	0.3	5.6	ns
t <sub>dis</sub>	disable time	n <mark>OE</mark> to nAn	1.8	10.2	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	ns
		nOE to nBn	1.9	11.3	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	ns
t <sub>en</sub>	enable time	n <mark>OE</mark> to nAn	1.1	9.4	1.4	9.4	1.1	9.4	0.7	9.4	0.4	9.4	ns
		nOE to nBn	1.4	12.1	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	ns
V <sub>CC(A)</sub> =	1.65 V to 1.95	V											
t <sub>pd</sub>	propagation	nAn to nBn	0.1	8.7	0.1	6.0	0.1	4.9	0.1	3.9	0.3	3.9	ns
	delay	nBn to nAn	0.6	6.2	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5	ns
t <sub>dis</sub>	disable time	n <mark>OE</mark> to nAn	1.8	8.6	1.6	8.6	1.8	8.6	1.3	8.6	1.6	8.6	ns
		nOE to nBn	1.7	10.9	1.7	9.9	1.6	8.7	1.2	6.9	1.0	6.9	ns
t <sub>en</sub>	enable time	n <mark>OE</mark> to nAn	1.0	7.2	1.0	7.2	1.0	7.2	0.6	7.2	0.4	7.2	ns
		nOE to nBn	1.2	11.7	1.2	9.2	1.0	7.4	0.8	5.3	0.8	4.6	ns
V <sub>CC(A)</sub> =	2.3 V to 2.7 V												-
t <sub>pd</sub>	propagation	nAn to nBn	0.1	8.4	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	ns
	delay	nBn to nAn	0.6	5.2	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	ns
t <sub>dis</sub>	disable time	n <mark>OE</mark> to nAn	1.0	6.2	1.0	6.2	1.0	6.2	1.0	6.2	1.0	6.2	ns
		nOE to nBn	1.5	10.4	1.5	8.8	1.3	8.2	1.1	6.2	0.9	5.2	ns
t <sub>en</sub>	enable time	nOE to nAn	0.7	4.8	0.7	4.8	0.7	4.8	0.6	4.8	0.4	4.8	ns
		nOE to nBn	0.9	11.3	0.9	8.8	0.8	7.0	0.6	4.8	0.6	4.0	ns
V <sub>CC(A)</sub> =	3.0 V to 3.6 V					1	1				1	1	
t <sub>pd</sub>	propagation	nAn to nBn	0.1	8.2	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	ns
	delay	nBn to nAn	0.6	5.1	0.6	4.2	0.4	3.4	0.2	3.0	0.1	2.8	ns
t <sub>dis</sub>	disable time	n <mark>OE</mark> to nAn	0.7	5.6	0.7	5.6	0.7	5.6	0.7	5.6	0.7	5.6	ns
		nOE to nBn	1.4	10.2	1.4	9.3	1.2	8.1	1.0	6.4	0.8	6.2	ns
t <sub>en</sub>	enable time	n <mark>OE</mark> to nAn	0.6	3.8	0.6	3.8	0.6	3.8	0.6	3.8	0.4	3.8	ns
		nOE to nBn	0.8	11.3	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	ns

### Table 13. Dynamic characteristics for temperature range -40 °C to +85 °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8.

[1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

### 4-bit dual supply translating transceiver; 3-state


Symbol	Parameter	Conditions	V <sub>CC(B)</sub>									Unit	
2			1.2 V :	± 0.1 V	1.5 V :	± 0.1 V		= 0.15 V	2.5 V	± 0.2 V	3.3 V	± 0.3 V	+
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	-
$V_{CC(A)} =$	1.1 V to 1.3 V												
t <sub>pd</sub>	propagation	nAn to nBn	0.5	10.4	0.5	7.9	0.5	6.9	0.5	5.8	0.5	5.7	ns
	delay	nBn to nAn	0.5	10.4	0.5	9.8	0.5	9.6	0.5	9.3	0.5	9.1	ns
t <sub>dis</sub>	disable time	nOE to nAn	1.8	12.0	1.8	12.0	1.8	12.0	1.8	12.0	1.8	12.0	ns
		nOE to nBn	1.9	13.7	1.9	10.6	1.9	10.5	1.4	9.0	1.2	10.1	ns
t <sub>en</sub>	enable time	n <mark>OE</mark> to nAn	1.4	14.1	1.4	14.1	1.4	14.1	1.4	14.1	1.4	14.1	ns
		n <mark>OE</mark> to nBn	1.1	14.7	1.1	11.0	1.1	9.8	1.0	8.7	1.0	8.5	ns
V <sub>CC(A)</sub> =	1.4 V to 1.6 V												
t <sub>pd</sub>	propagation	nAn to nBn	0.3	9.8	0.3	7.0	0.3	5.8	0.3	4.7	0.3	4.7	ns
	delay	nBn to nAn	0.7	7.9	0.7	7.0	0.5	6.6	0.4	6.3	0.3	6.2	ns
t <sub>dis</sub>	disable time	n <mark>OE</mark> to nAn	1.8	11.3	1.8	11.3	1.5	11.3	1.3	11.3	1.6	11.3	ns
		nOE to nBn	1.9	12.5	1.9	11.4	1.9	10.1	1.4	8.2	1.2	8.4	ns
t <sub>en</sub>	enable time	n <mark>OE</mark> to nAn	1.1	10.4	1.4	10.4	1.1	10.4	0.7	10.4	0.4	10.4	ns
		nOE to nBn	1.4	13.3	1.4	10.6	1.1	8.5	0.9	6.4	0.9	6.2	ns
V <sub>CC(A)</sub> =	1.65 V to 1.95	V											
t <sub>pd</sub>	propagation delay	nAn to nBn	0.1	9.6	0.1	6.6	0.1	5.4	0.1	4.3	0.3	4.3	ns
		nBn to nAn	0.6	6.9	0.6	5.9	0.5	5.4	0.3	5.1	0.3	5.0	ns
t <sub>dis</sub>	disable time	nOE to nAn	1.8	9.5	1.6	9.5	1.8	9.5	1.3	9.5	1.6	9.5	ns
		nOE to nBn	1.7	12.0	1.7	10.9	1.6	9.6	1.2	7.6	1.0	7.6	ns
t <sub>en</sub>	enable time	nOE to nAn	1.0	8.0	1.0	8.0	1.0	8.0	0.6	8.0	0.4	8.0	ns
		nOE to nBn	1.2	12.9	1.2	10.2	1.0	8.2	0.8	5.9	0.8	5.1	ns
V <sub>CC(A)</sub> =	2.3 V to 2.7 V												
t <sub>pd</sub>	propagation	nAn to nBn	0.1	9.3	0.1	6.3	0.1	5.1	0.2	4.0	0.1	4.0	ns
	delay	nBn to nAn	0.6	5.8	0.6	4.7	0.4	4.3	0.2	3.9	0.2	3.8	ns
t <sub>dis</sub>	disable time	n <mark>OE</mark> to nAn	1.0	6.9	1.0	6.9	1.0	6.9	1.0	6.9	1.0	6.9	ns
		nOE to nBn	1.5	11.5	1.5	10.4	1.3	9.1	1.1	6.9	0.9	5.8	ns
t <sub>en</sub>	enable time	nOE to nAn	0.7	5.3	0.7	5.3	0.7	5.3	0.6	5.3	0.4	5.3	ns
		nOE to nBn	0.9	12.4	0.9	9.7	0.8	7.7	0.6	5.3	0.6	4.4	ns
V <sub>CC(A)</sub> =	3.0 V to 3.6 V												
t <sub>pd</sub>	propagation	nAn to nBn	0.1	9.1	0.1	6.2	0.1	5.0	0.1	3.8	0.1	3.3	ns
	delay	nBn to nAn	0.6	5.7	0.6	4.7	0.4	3.9	0.2	3.4	0.1	3.3	ns
t <sub>dis</sub>	disable time	n <mark>OE</mark> to nAn	0.7	6.2	0.7	6.2	0.7	6.2	0.7	6.2	0.7	6.2	ns
		nOE to nBn	1.4	11.3	1.4	10.3	1.2	9.0	1.0	7.1	0.8	6.9	ns
t <sub>en</sub>	enable time	n <mark>OE</mark> to nAn	0.6	4.2	0.6	4.2	0.6	4.2	0.6	4.2	0.4	4.2	ns
		nOE to nBn	0.8	12.4	0.8	9.6	0.6	7.5	0.5	5.2	0.5	4.2	ns


#### **Table 14. Dynamic characteristics for temperature range** $-40 \degree$ C to $+125 \degree$ C [1] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8

[1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

4-bit dual supply translating transceiver; 3-state

## 12. Waveforms





#### Table 15.Measurement points


Supply voltage	Input <sup>[1]</sup>	Output <sup>[2]</sup>		
V <sub>CC(A)</sub> , V <sub>CC(B)</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>
0.8 V to 1.6 V	0.5V <sub>CCI</sub>	0.5V <sub>CCO</sub>	V <sub>OL</sub> + 0.1 V	V <sub>OH</sub> – 0.1 V
1.65 V to 2.7 V	0.5V <sub>CCI</sub>	0.5V <sub>CCO</sub>	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V
3.0 V to 3.6 V	0.5V <sub>CCI</sub>	0.5V <sub>CCO</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V

[1]  $V_{CCI}$  is the supply voltage associated with the data input port.

[2]  $V_{CCO}$  is the supply voltage associated with the output port.

# 74AVCH4T245

### 4-bit dual supply translating transceiver; 3-state




#### Table 16. Test data

Supply voltage	tage Input		Load		V <sub>EXT</sub>			
V <sub>CC(A)</sub> , V <sub>CC(B)</sub>	V <sub>I</sub> [1]	∆t/∆V[2]	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ<sup>[3]</sup></sub>	
0.8 V to 1.6 V	V <sub>CCI</sub>	$\leq$ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V <sub>CCO</sub>	
1.65 V to 2.7 V	V <sub>CCI</sub>	$\leq$ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V <sub>CCO</sub>	
3.0 V to 3.6 V	V <sub>CCI</sub>	$\leq$ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V <sub>CCO</sub>	

[1]  $V_{CCI}$  is the supply voltage associated with the data input port.

[3]  $V_{CCO}$  is the supply voltage associated with the output port.


### 4-bit dual supply translating transceiver; 3-state




## 13. Typical propagation delay characteristics

# 74AVCH4T245

### 4-bit dual supply translating transceiver; 3-state




a. LOW to HIGH propagation delay (nAn to nBn);  $V_{CC(A)} = 1.2 \text{ V}$ 




- c. LOW to HIGH propagation delay (nAn to nBn);  $V_{CC(A)} = 1.5 \text{ V}$
- (1)  $V_{CC(B)} = 1.2$  V.
- (2) V<sub>CC(B)</sub> = 1.5 V.
- (3) V<sub>CC(B)</sub> = 1.8 V.
- (4) V<sub>CC(B)</sub> = 2.5 V.
- (5)  $V_{CC(B)} = 3.3$  V.

Fig 11. Typical propagation delay versus load capacitance; T<sub>amb</sub> = 25 °C




b. HIGH to LOW propagation delay (nAn to nBn);  $V_{CC(A)} = 1.2 \text{ V}$ 




d. HIGH to LOW propagation delay (nAn to nBn);  $V_{CC(A)} = 1.5 \text{ V}$ 

# 74AVCH4T245

### 4-bit dual supply translating transceiver; 3-state




a. LOW to HIGH propagation delay (nAn to nBn);  $V_{CC(A)} = 1.8 \text{ V}$ 




- c. LOW to HIGH propagation delay (nAn to nBn);  $V_{CC(A)}$  = 2.5 V
- (1)  $V_{CC(B)} = 1.2$  V.
- (2) V<sub>CC(B)</sub> = 1.5 V.
- (3) V<sub>CC(B)</sub> = 1.8 V.
- (4)  $V_{CC(B)} = 2.5 V.$
- (5)  $V_{CC(B)} = 3.3$  V.

Fig 12. Typical propagation delay versus load capacitance; T<sub>amb</sub> = 25 °C




b. HIGH to LOW propagation delay (nAn to nBn);  $V_{CC(A)} = 1.8 \text{ V}$ 



d. HIGH to LOW propagation delay (nAn to nBn);  $V_{CC(A)} = 2.5 \text{ V}$ 

# 74AVCH4T245


### 4-bit dual supply translating transceiver; 3-state



# 74AVCH4T245

4-bit dual supply translating transceiver; 3-state


## 14. Package outline



### Fig 14. Package outline SOT109-1 (SO16)

74AVCH4T245 Product data sheet


4-bit dual supply translating transceiver; 3-state



#### Fig 15. Package outline SOT403-1 (TSSOP16)

74AVCH4T245 Product data sheet


4-bit dual supply translating transceiver; 3-state



#### DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1

#### Fig 16. Package outline SOT763-1 (DHVQFN16)

4-bit dual supply translating transceiver; 3-state



XQFN16: plastic, extremely thin quad flat package; no leads; 16 terminals; body 1.80 x 2.60 x 0.50 mm

Fig 17. Package outline SOT1161-1 (XQFN16)

All information provided in this document is subject to legal disclaimers.

**Product data sheet** 

74AVCH4T245

4-bit dual supply translating transceiver; 3-state

## **15. Abbreviations**

Table 17. Abbreviations					
Acronym	Description				
CDM	Charged Device Model				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
HBM	Human Body Model				
MM	Machine Model				

## **16. Revision history**

### Table 18.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AVCH4T245 v.5	20151217	Product data sheet	-	74AVCH4T245 v.4
Modifications:	• <u>Table 5</u> : condi	tions $I_{CC}$ and $I_{GND}$ changed (e	errata).	
74AVCH4T245 v.4	20111214	Product data sheet	-	74AVCH4T245 v.3
Modifications:	<ul> <li>Legal pages ι</li> </ul>	ipdated.	·	
74AVCH4T245 v.3	20110927	Product data sheet	-	74AVCH4T245 v.2
74AVCH4T245 v.2	20101203	Product data sheet	-	74AVCH4T245 v.1
74AVCH4T245 v.1	20090806	Product data sheet	-	-

4-bit dual supply translating transceiver; 3-state

## 17. Legal information

### 17.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 17.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74AVCH4T245

#### 4-bit dual supply translating transceiver; 3-state

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

## **18. Contact information**

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

4-bit dual supply translating transceiver; 3-state

### **19. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 3
6	Pinning information 4
6.1	Pinning 4
6.2	Pin description 5
7	Functional description 5
8	Limiting values 6
9	Recommended operating conditions 6
10	Static characteristics 7
11	Dynamic characteristics 12
12	Waveforms 16
13	Typical propagation delay characteristics 18
14	Package outline 22
15	Abbreviations
16	Revision history 26
17	Legal information 27
17.1	Data sheet status 27
17.2	Definitions 27
17.3	Disclaimers
17.4	Trademarks 28
18	Contact information 28
19	Contents 29

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2015.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 December 2015 Document identifier: 74AVCH4T245

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for nxp manufacturer:

Other Similar products are found below :

MC13211R2 LFSTBEB865X MC33399PEFR2 PCA9551PW,112 MC34825EPR2 CBTW28DD14AETJ PCF8583P MC68340AB16E MC8640DTVJ1250HE EVBCRTOUCH MC9S08PT8AVTG MC9S08SH32CTL MCF54415CMJ250 MCIMX6Q-SDB MCIMX6SX-SDB 74ALVC125BQ,115 74HC4050N 74HC4514N MK21FN1M0AVLQ12 MKV30F128VFM10 FRDM-K66F FRDM-KW40Z FRDM-MC-LVBLDC PESD18VF1BSFYL PMF63UNEX PSMN4R0-60YS,115 HEF4028BPN RAPPID-567XFSW MPC565MVR56 MPC574XG-176DS MPC8548VJAUJD MPC860PCVR66D4 BCV61A,215 BFU520XAR BT137-600E BT137S-600D.115 BT138-600E.127 BT139X-600.127 BT258-600R.127 BUK7628-100A118 BUK765R0-100E.118 P5020NSE7VNB S12ZVML12EVBLIN SCC2692AC1N40 LPC1785FBD208K LPC2124FBD64/01 LS1020ASN7KQB LS1020AXN7HNB LS1020AXN7KQB LS1043ASE7PQA