8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

Rev. 9 — 28 February 2017

Product data sheet

ne<mark>x</mark>peria

### **1** General description

The 74HC595; 74HCT595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset  $\overline{\text{MR}}$  input. A LOW on  $\overline{\text{MR}}$  will reset the shift register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. Data in the storage register appears at the output whenever the output enable input ( $\overline{\text{OE}}$ ) is LOW. A HIGH on  $\overline{\text{OE}}$  causes the outputs to assume a high-impedance OFF-state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

### 2 Features and benefits

- 8-bit serial input
- 8-bit serial or parallel output
- Storage register with 3-state outputs
- · Shift register with direct clear
- 100 MHz (typical) shift out frequency
- Complies with JEDEC standard no. 7A
- Input levels:
  - For 74HC595: CMOS level
  - For 74HCT595: TTL level
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


### 3 Applications

- Serial-to-parallel data conversion
- Remote control holding register

## 4 Ordering information


Type number	Package										
	Temperature range	Name	Description	Version							
74HC595D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1							
74HCT595D			body width 3.9 mm								
74HC595DB	-40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-1							
74HCT595DB			body width 5.3 mm								
74HC595PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1							
74HCT595PW			body width 4.4 mm								
74HC595BQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced	SOT763-1							
74HCT595BQ			very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm								

## 5 Functional diagram



# 74HC595; 74HCT595


8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



#### 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

### 6 Pinning information

### 6.1 Pinning



### 6.2 Pin description

Symbol	Pin	Description
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	15, 1, 2, 3, 4, 5, 6, 7	parallel data output
GND	8	ground (0 V)
Q7S	9	serial data output
MR	10	master reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
OE	13	output enable input (active LOW)
DS	14	serial data input
Q0	15	parallel data output 0
V <sub>cc</sub>	16	supply voltage

## 7 Functional description

Table 3.	Functio	on tabl	e <sup>[1]</sup>				
Contro	bl			Input	Outpu	ut	Function
SHCP	STCP	OE	MR	DS	Q7S	Qn	
Х	Х	L	L	Х	L	NC	a LOW-level on MR only affects the shift registers
Х	1	L	L	Х	L	L	empty shift register loaded into storage register
Х	Х	Н	L	Х	L	Z	shift register clear; parallel outputs in high-impedance OFF-state
1	X	L	Η	Η	Q6S	NC	logic HIGH-level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S).
Х	<b>↑</b>	L	Н	Х	NC	QnS	contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages
↑	1	L	Η	x	Q6S	QnS	contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages

[1] H = HIGH voltage state;


L = LOW voltage state;

 $\uparrow$  = LOW-to-HIGH transition;

X = don't care;

NC = no change;

Z = high-impedance OFF-state.



#### Limiting values 8

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{I}$ < -0.5 V or $V_{I}$ > $V_{CC}$ + 0.5 V	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
lo	output current	$V_{\rm O}$ = -0.5 V to (V <sub>CC</sub> + 0.5 V)			
		pin Q7S	-	±25	mA
		pins Qn	-	±35	mA
I <sub>CC</sub>	supply current		-	70	mA
I <sub>GND</sub>	ground current		-70	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	SO16 package <sup>[1]</sup>	-	500	mW
		SSOP16 package <sup>[2]</sup>	-	500	mW
		TSSOP16 package <sup>[2]</sup>	-	500	mW
		DHVQFN16 package <sup>[3]</sup>	-	500	mW

[1]

For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C. For SSOP16 and TSSOP16 packages:  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C. For DHVQFN16 package:  $P_{tot}$  derates linearly with 4.5 mW/K above 60 °C. [2]

[3]

#### **Recommended operating conditions** 9

#### Table 5. Recommended operating conditions

Symbol	Parameter	Conditions		74HC59	5	7	4HCT59	95	Unit
			Min	Тур	Мах	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Δt/ΔV	input transition rise and	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
	fall rate	V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C

## **10 Static characteristics**

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	o +125 °C	Uni
			Min	Тур	Мах	Min	Мах	
74HC595		1	1	1	1	1		
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	V
	HIGH-level	V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	all outputs						
		$I_0$ = -20 µA; $V_{CC}$ = 2.0 V	1.9	2.0	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	V
		Q7S output						
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 4.5 V	3.84	4.32	-	3.7	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.34	5.81	-	5.2	-	V
		Qn bus driver outputs						
		I <sub>O</sub> = -6 mA; V <sub>CC</sub> = 4.5 V	3.84	4.32	-	3.7	-	V
		I <sub>O</sub> = -7.8 mA; V <sub>CC</sub> = 6.0 V	5.34	5.81	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	all outputs						
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	V
		$I_{O}$ = 20 µA; $V_{CC}$ = 4.5 V	-	0	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	V
		Q7S output						
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.33	-	0.4	V
		Qn bus driver outputs						
		I <sub>O</sub> = 6 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.33	-	0.4	V
		I <sub>O</sub> = 7.8 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.33	-	0.4	V
1	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±1.0	-	±1.0	μA
oz	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 6.0 \text{ V};$ $V_{O} = V_{CC} \text{ or } \text{GND}$	-	-	±5.0	-	±10	μA

# 74HC595; 74HCT595

### 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	• +125 °C	Unit
			Min	Тур	Мах	Min	Max	
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	80	-	160	μA
Cı	input capacitance		-	3.5	-	-	-	pF
74HCT59	5	1		1	1	1	1	
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $V_{CC}$ = 4.5 V						
	output voltage	all outputs						
		I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	V
		Q7S output						
		I <sub>O</sub> = -4 mA	3.84	4.32	-	3.7	-	V
		Qn bus driver outputs						
		I <sub>O</sub> = -6 mA	3.7	4.32	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$						
	output voltage	all outputs						
		I <sub>O</sub> = 20 μA	-	0	0.1	-	0.1	V
		Q7S output						
		I <sub>O</sub> = 4.0 mA	-	0.15	0.33	-	0.4	V
		Qn bus driver outputs						
		I <sub>O</sub> = 6.0 mA	-	0.16	0.33	-	0.4	V
II	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±1.0	-	±1.0	μA
I <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL}; V_{CC} = 5.5 \text{ V};$ $V_O = V_{CC} \text{ or } \text{GND}$	-	-	±5.0	-	±10	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	80	-	160	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; other inputs at $V_{CC}$ or GND; $I_0 = 0 A$ ; $V_I = V_{CC} - 2.1 V$ ; $V_{CC} = 4.5 V$ to 5.5 V						
		pins $\overline{\text{MR}}$ , SHCP, STCP, $\overline{\text{OE}}$	-	150	675	-	735	μA
		pin DS	-	25	113	-	123	μA
Cı	input capacitance		-	3.5	-	-	-	pF

## **11 Dynamic characteristics**

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13.

Symbol	Parameter	Conditions			25 °C			°C to 5 °C		°C to 5 °C	Unit
				Min	Тур <sup>[1]</sup>	Max	Min	Max	Min	Мах	
74HC595	L										_
t <sub>pd</sub>	propagation	SHCP to Q7S; see Figure 8	[2]								
	delay	V <sub>CC</sub> = 2 V		-	52	160	-	200	-	240	ns
		V <sub>CC</sub> = 4.5 V		-	19	32	-	40	-	48	ns
		V <sub>CC</sub> = 6 V		-	15	27	-	34	-	41	ns
		STCP to Qn; see Figure 9	[2]								
		V <sub>CC</sub> = 2 V		-	55	175	-	220	-	265	ns
		V <sub>CC</sub> = 4.5 V		-	20	35	-	44	-	53	ns
		V <sub>CC</sub> = 6 V		-	16	30	-	37	-	45	ns
t <sub>PHL</sub>	HIGH	MR to Q7S; see Figure 11									
	to LOW propagation	V <sub>CC</sub> = 2 V		-	47	175	-	220	-	265	ns
	delay	V <sub>CC</sub> = 4.5 V		-	17	35	-	44	-	53	ns
		V <sub>CC</sub> = 6 V		-	14	30	-	37	-	45	ns
t <sub>en</sub>	enable time	OE to Qn; see Figure 12	[3]								
		V <sub>CC</sub> = 2 V		-	47	150	-	190	-	225	ns
		V <sub>CC</sub> = 4.5 V		-	17	30	-	38	-	45	ns
		V <sub>CC</sub> = 6 V		-	14	26	-	33	-	38	ns
t <sub>dis</sub>	disable time	OE to Qn; see Figure 12	[4]								
		V <sub>CC</sub> = 2 V		-	41	150	-	190	-	225	ns
		V <sub>CC</sub> = 4.5 V		-	15	30	-	38	-	45	ns
		V <sub>CC</sub> = 6 V		-	12	27	-	33	-	38	ns
t <sub>W</sub>	pulse width	SHCP HIGH or LOW; see <u>Figure 8</u>									
		V <sub>CC</sub> = 2 V		75	17	-	95	-	110	-	ns
		V <sub>CC</sub> = 4.5 V		15	6	-	19	-	22	-	ns
		V <sub>CC</sub> = 6 V		13	5	-	16	-	19	-	ns
		STCP HIGH or LOW; see <u>Figure 9</u>									
		V <sub>CC</sub> = 2 V		75	11	-	95	-	110	-	ns
		V <sub>CC</sub> = 4.5 V		15	4	-	19	-	22	-	ns
		V <sub>CC</sub> = 6 V		13	3	-	16	-	19	-	ns
		MR LOW; see Figure 11									

# 74HC595; 74HCT595

## 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max	Min	Max	
		$V_{CC} = 2 V$	75	17	-	95	-	110	-	ns
		V <sub>CC</sub> = 4.5 V	15	6	-	19	-	22	-	ns
		V <sub>CC</sub> = 6 V	13	5	-	16	-	19	-	ns
t <sub>su</sub>	set-up time	DS to SHCP; see Figure 10								
		V <sub>CC</sub> = 2 V	50	11	-	65	-	75	-	ns
		V <sub>CC</sub> = 4.5 V	10	4	-	13	-	15	-	ns
		V <sub>CC</sub> = 6 V	9	3	-	11	-	13	-	ns
		SHCP to STCP; see <u>Figure 10</u>								
		$V_{CC} = 2 V$	75	22	-	95	-	110	-	ns
		V <sub>CC</sub> = 4.5 V	15	8	-	19	-	22	-	ns
		V <sub>CC</sub> = 6 V	13	7	-	16	-	19	-	ns
t <sub>h</sub>	hold time	DS to SHCP; see Figure 10								
		$V_{CC} = 2 V$	3	-6	-	3	-	3	-	ns
		V <sub>CC</sub> = 4.5 V	3	-2	-	3	-	3	-	ns
		V <sub>CC</sub> = 6 V	3	-2	-	3	-	3	-	ns
t <sub>rec</sub>	recovery	MR to SHCP; see Figure 11								
	time	V <sub>CC</sub> = 2 V	50	-19	-	65	-	75	-	ns
		V <sub>CC</sub> = 4.5 V	10	-7	-	13	-	15	-	ns
		V <sub>CC</sub> = 6 V	9	-6	-	11	-	13	-	ns
f <sub>max</sub>	maximum frequency	SHCP or STCP; see <u>Figure 8</u> and <u>Figure 9</u>								
		V <sub>CC</sub> = 2 V	9	30	-	4.8	-	4	-	MHz
		V <sub>CC</sub> = 4.5 V	30	91	-	24	-	20	-	MHz
		V <sub>CC</sub> = 6 V	35	108	-	28	-	24	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_i = \text{GND to } V_{\text{CC}}$ <sup>[5] [6]</sup>	-	115	-	-	-	-	-	pF
74HCT59	5; V <sub>CC</sub> = 4.5 V	/ to 5.5 V					,			
t <sub>pd</sub>	propagation	_	-	25	42	-	53	-	63	ns
	delay	STCP to Qn; see Figure 9 <sup>[2]</sup>	-	24	40	-	50	-	60	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	MR to Q7S; see Figure 11	-	23	40	-	50	-	60	ns
t <sub>en</sub>	enable time	OE to Qn; see Figure 12 <sup>[3]</sup>	-	21	35	-	44	-	53	ns
t <sub>dis</sub>	disable time	OE to Qn; see Figure 12 [4]	-	18	30	-	38	-	45	ns

74HC\_HCT595

Product data sheet

# 74HC595; 74HCT595

### 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

Symbol	Parameter	er Conditions			25 °C		-40 °C to +85 °C			°C to 5 °C	Unit
				Min	Тур <sup>[1]</sup>	Max	Min	Мах	Min	Max	
t <sub>W</sub>	pulse width	SHCP HIGH or LOW; see <u>Figure 8</u>		16	6	-	20	-	24	-	ns
		STCP HIGH or LOW; see <u>Figure 9</u>		16	5	-	20	-	24	-	ns
		MR LOW; see Figure 11		20	8	-	25	-	30	-	ns
t <sub>su</sub>	set-up time	DS to SHCP; see Figure 9		16	5	-	20	-	24	-	ns
		SHCP to STCP; see <u>Figure 9</u>		16	8	-	20	-	24	-	ns
t <sub>h</sub>	hold time	DS to SHCP; see Figure 10		3	-2	-	3	-	3	-	ns
t <sub>rec</sub>	recovery time	MR to SHCP; see Figure 11		10	-7	-	13	-	15	-	ns
f <sub>max</sub>	maximum frequency	SHCP and STCP; see <u>Figure 8</u> and <u>Figure 9</u>		30	52	-	24	-	20	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$f_i$ = 1 MHz; V <sub>I</sub> = GND to V <sub>CC</sub> - 1.5 V	[5] [6]	-	130	-	-	-	-	-	pF

Typical values are measured at nominal supply voltage. [1]

[2] [3]  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .

 $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ . [4]  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .

[5]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

 $f_0$  = output frequency in MHz;


 $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of outputs;

 $C_1$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V. All 9 outputs switching.

[6]

### 11.1 Waveforms and test circuit



# 74HC595; 74HCT595

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state





Figure 10. Data set-up and hold times

# 74HC595; 74HCT595

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



#### Table 8. Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74HC595	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT595	1.3 V	1.3 V

# 74HC595; 74HCT595

### 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state





Figure 13. Test circuit for measuring switching times

#### Table 9. Test data

Туре	Input	·	Load		S1 position		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
74HC595	V <sub>CC</sub>	6 ns	50 pF	1 kΩ	open	GND	V <sub>CC</sub>
74HCT595	3 V	6 ns	50 pF	1 kΩ	open	GND	V <sub>CC</sub>


8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

## 12 Package outline




# 74HC595; 74HCT595

#### 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state




# 74HC595; 74HCT595

#### 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



#### 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state



## **13 Abbreviations**

Table 10. Abbreviations				
Acronym	Description			
CMOS	Complementary Metal-Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
НВМ	Human Body Model			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

## 14 Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT595 v.9	20170228	Product data sheet	-	74HC_HCT595 v.8	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
74HC_HCT595 v.8	20160225	Product data sheet	-	74HC_HCT595 v.7	
Modifications:	Type numbers 74HC595N and 74HCT595N (SOT38-4) removed.				
74HC_HCT595 v.7	20150126	Product data sheet	-	74HC_HCT595 v.6	
Modifications:	• Table 7: Power dissipation capacitance condition for 74HCT595 is corrected.				
74HC_HCT595 v.6	20111212	Product data sheet	-	74HC_HCT595 v.5	
Modifications:	Legal pages updated.				
74HC_HCT595 v.5	20110628	Product data sheet	-	74HC_HCT595 v.4	
74HC_HCT595 v.4	20030604	Product specification	-	74HC_HCT595_CNV v.3	
74HC_HCT595_CNV v.3	19980604	Product specification	-	-	

## 15 Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

### **15.2 Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes - Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - Nexperia products are not designed, authorized or warranted to be suitable for use in life support. life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74HC HCT595 **Product data sheet** 

#### 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified not tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **15.4 Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 74HC595; 74HCT595

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

### Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Ordering information	2
5	Functional diagram	2
6	Pinning information	4
6.1	Pinning	4
6.2	Pin description	4
7	Functional description	5
8	Limiting values	6
9	Recommended operating conditions	6
10	Static characteristics	7
11	Dynamic characteristics	9
11.1	Waveforms and test circuit	11
12	Package outline	15
13	Abbreviations	19
14	Revision history	19
15	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2017.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 28 February 2017 Document identifier: 74HC\_HCT595

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

 5962-8956101EA
 74HC195N
 NLV74HC165ADTR2G
 5962-9172201M2A
 MC74HC597ADG
 MC100EP142MNG
 MC100EP016AMNG

 5962-9172201MFA
 MC74HC164BDR2G
 TC74HC165AP(F)
 74AHC164T14-13
 MC74LV594ADR2G
 NLV14094BDTR2G

 NLV74HC595ADTG
 TPIC6C595PWG4
 MC74HC165AP(F)
 74AHC164MTCX
 CD74HC195M96
 CD4073BM96
 CD4053BM96

 MM74HC595MTCX
 74HCT164T14-13
 74HCT164S14-13
 NLV14014BFELG
 NLV74HC165ADR2G
 NLV74HC589ADTR2G

 NPIC6C595D-Q100,11
 NPIC6C595PW,118
 NPIC6C596ADJ
 NPIC6C596D-Q100,11
 BU4094BCF-E2
 BU4094BCFV-E2
 74HC164D14

 74HC164T14-13
 TPIC6C596PWRG4
 STPIC6D595MTR
 STP08CP05MTR
 CD74HC123E
 74HC164D.653
 74HC165D.653
 74HC595D.112
 74HC4094D.652

 74HCT165D.652
 74HC164D.652
 74HCT164D.652
 74HC164D.653
 74HC4094D.652
 14HC4094D.652
 14HC4094D.652

 HEF4015BT.652

 74HC164D.652
 74HC164D.652
 74HC4094D.652
 14HC4094D.652
 14HC4094D.652