Product data sheet

1. General description

The 74LVC32A is a quad 2-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

2. Features and benefits

- Wide supply voltage range from 1.2 V to 3.6 V
- Overvoltage tolerant inputs to 5.5 V
- · CMOS low power dissipation
- · Direct interface with TTL levels
- Complies with JEDEC standard:
 - JESD8-7A (1.65 V to 1.95 V)
 - JESD8-5A (2.3 V to 2.7 V)
 - JESD8-C/JESD36 (2.7 V to 3.6 V)
- · ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-B exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Ordering information


Table 1. Ordering information

| Type number | Package | | | |
|-------------|-------------------|----------|--|----------|
| | Temperature range | Name | Description | Version |
| 74LVC32AD | -40 °C to +125 °C | SO14 | plastic small outline package; 14 leads; body width 3.9 mm | SOT108-1 |
| 74LVC32ADB | -40 °C to +125 °C | SSOP14 | plastic shrink small outline package; 14 leads; body width 5.3 mm | SOT337-1 |
| 74LVC32APW | -40 °C to +125 °C | TSSOP14 | plastic thin shrink small outline package; 14 leads; body width 4.4 mm | SOT402-1 |
| 74LVC32ABQ | -40 °C to +125 °C | DHVQFN14 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm | SOT762-1 |




Quad 2-input OR gate

4. Functional diagram




5. Pinning information

5.1. Pinning



Quad 2-input OR gate



(1) This is not a ground pin. There is no electrical or mechanical requirement to solder the pad. In case soldered, the solder land should remain floating or connected to GND.

Fig. 6. Pin configuration SOT762-1 (DHVQFN14)

5.2. Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|-----------------|--------------|----------------|
| 1A, 2A, 3A, 4A | 1, 4, 9, 12 | data input |
| 1B, 2B, 3B, 4B | 2, 5, 10, 13 | data input |
| 1Y, 2Y, 3Y, 4Y | 3, 6, 8, 11 | data output |
| GND | 7 | ground (0 V) |
| V _{CC} | 14 | supply voltage |

6. Functional description

Table 3. Function selection

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care$

| Input | Output | |
|-------|--------|----|
| nA | nB | nY |
| L | L | L |
| Х | Н | Н |
| Н | X | Н |

Quad 2-input OR gate

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|--|------|-----------------------|------|
| V _{CC} | supply voltage | | -0.5 | +6.5 | V |
| I _{IK} | input clamping current | V _I < 0 | -50 | - | mΑ |
| VI | input voltage | [1] | -0.5 | +6.5 | V |
| I _{OK} | output clamping current | V _O > V _{CC} or V _O < 0 | - | ±50 | mA |
| Vo | output voltage | [2] | -0.5 | V _{CC} + 0.5 | V |
| I _O | output current | V _O = 0 V to V _{CC} | - | ±50 | mΑ |
| I _{CC} | supply current | | - | 100 | mΑ |
| I_{GND} | ground current | | -100 | - | mΑ |
| T _{stg} | storage temperature | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T_{amb} = -40 °C to +125 °C [3] | - | 500 | mW |

^[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|-------------------------------------|-----------------------------------|------|-----|-----------------|------|
| V _{CC} | supply voltage | | 1.65 | - | 3.6 | V |
| | | functional | 1.2 | - | - | V |
| VI | input voltage | | 0 | - | 5.5 | V |
| Vo | output voltage | | 0 | - | V _{CC} | V |
| T _{amb} | ambient temperature | | -40 | - | +125 | °C |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 1.65 V to 2.7 V | 0 | - | 20 | ns/V |
| | | V _{CC} = 2.7 V to 3.6 V | 0 | - | 10 | ns/V |

^[2] The output voltage ratings may be exceeded if the output current ratings are observed.

^[3] For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 °C.

For SOT337-1 (SSOP14) package: P_{tot} derates linearly with 7.3 mW/K above 81 °C.

For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.

For SOT762-1 (DHVQFN14) package: Ptot derates linearly with 9.6 mW/K above 98 °C.

Quad 2-input OR gate

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | -40 | °C to +85 | °C | -40 °C to | +125 °C | Unit |
|------------------|---------------------------|---|-----------------------|-----------|---------------------|-----------------------|---------------------|------|
| | | | Min | Typ [1] | Max | Min | Max | |
| V _{IH} | HIGH-level | V _{CC} = 1.2 V | 1.08 | - | - | 1.08 | - | V |
| | input voltage | V _{CC} = 1.65 V to 1.95 V | 0.65V _{CC} | - | - | 0.65V _{CC} | - | V |
| | | V _{CC} = 2.3 V to 2.7 V | 1.7 | - | - | 1.7 | - | V |
| | | V _{CC} = 2.7 V to 3.6 V | 2.0 | - | - | 2.0 | - | V |
| V _{IL} | LOW-level | V _{CC} = 1.2 V | - | - | 0.12 | - | 0.12 | V |
| | input voltage | V _{CC} = 1.65 V to 1.95 V | - | - | 0.35V _{CC} | - | 0.35V _{CC} | V |
| | | V _{CC} = 2.3 V to 2.7 V | - | - | 0.7 | - | 0.7 | V |
| | | V _{CC} = 2.7 V to 3.6 V | - | - | 0.8 | - | 0.8 | V |
| V_{OH} | HIGH-level | $V_I = V_{IH}$ or V_{IL} | | | | | | |
| | output voltage | I _O = -100 μA; V _{CC} = 1.65 V to 3.6 V | V _{CC} - 0.2 | - | - | V _{CC} - 0.3 | - | V |
| | | I _O = -4 mA; V _{CC} = 1.65 V | 1.2 | - | - | 1.05 | - | V |
| | | I _O = -8 mA; V _{CC} = 2.3 V | 1.8 | - | - | 1.65 | - | V |
| | | I _O = -12 mA; V _{CC} = 2.7 V | 2.2 | - | - | 2.05 | - | V |
| | | I _O = -18 mA; V _{CC} = 3.0 V | 2.4 | - | - | 2.25 | - | V |
| | | I _O = -24 mA; V _{CC} = 3.0 V | 2.2 | - | - | 2.0 | - | V |
| V _{OL} | LOW-level | V _I = V _{IH} or V _{IL} | | | | | | |
| | output voltage | I _O = 100 μA; V _{CC} = 1.65 V to 3.6 V | - | - | 0.2 | - | 0.3 | V |
| | | I _O = 4 mA; V _{CC} = 1.65 V | - | - | 0.45 | - | 0.65 | V |
| | | I _O = 8 mA; V _{CC} = 2.3 V | - | - | 0.6 | - | 0.8 | V |
| | | I _O = 12 mA; V _{CC} = 2.7 V | - | - | 0.4 | - | 0.6 | V |
| | | I _O = 24 mA; V _{CC} = 3.0 V | - | - | 0.55 | - | 8.0 | V |
| l _l | input leakage current | $V_{CC} = 3.6 \text{ V}; V_I = 5.5 \text{ V or GND}$ | - | ±0.1 | ±5 | - | ±20 | μΑ |
| I _{CC} | supply current | $V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$ | - | 0.1 | 10 | - | 40 | μΑ |
| ΔI _{CC} | additional supply current | per input pin; V _{CC} = 2.7 V to 3.6 V; V _I = V _{CC} - 0.6 V; I _O = 0 A | - | 5 | 500 | - | 5000 | μΑ |
| C _I | input capacitance | $V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_I = \text{GND to } V_{CC}$ | - | 4.0 | - | - | - | pF |

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

Quad 2-input OR gate

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 8.

| Symbol | Parameter | Conditions | -40 | °C to +85 | °C | -40 °C to | +125 °C | Unit |
|--------------------|-------------------|------------------------------------|-----|-----------|-----|-----------|---------|------|
| | | | Min | Typ [1] | Max | Min | Max | |
| t _{pd} | propagation delay | nA, nB to nY; see Fig. 7 |] | | | | | |
| | | V _{CC} = 1.2 V | - | 10 | - | - | - | ns |
| | | V _{CC} = 1.65 V to 1.95 V | 0.5 | 4.2 | 9.0 | 0.5 | 10.4 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 1.5 | 2.4 | 4.9 | 1.5 | 5.7 | ns |
| | | V _{CC} = 2.7 V | 1.5 | 2.5 | 4.4 | 1.5 | 5.5 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.2 | 3.8 | 1.0 | 5.0 | ns |
| t _{sk(o)} | output skew time | V _{CC} = 3.0 V to 3.6 V |] - | - | 1.0 | - | 1.5 | ns |
| C _{PD} | power dissipation | per gate; V_I = GND to V_{CC} |] | | | | | |
| | capacitance | V _{CC} = 1.65 V to 1.95 V | - | 4.7 | - | - | - | pF |
| | | V _{CC} = 2.3 V to 2.7 V | - | 8.0 | - | - | - | pF |
| | | V _{CC} = 3.0 V to 3.6 V | - | 11.0 | - | - | - | pF |

^[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.2 V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz; f_o = output frequency in MHz

 C_L = output load capacitance in pF

V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs}$

6/14

^[2] t_{pd} is the same as t_{PLH} and t_{PHL}.

^[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Quad 2-input OR gate

10.1. Waveforms and test circuit




Table 8. Test data


| Supply voltage | Input | | Load | |
|------------------|-----------------|---------------------------------|-------|----------------|
| | V _I | t _r , t _f | CL | R _L |
| 1.2 V | V _{CC} | ≤ 2 ns | 30 pF | 1 kΩ |
| 1.65 V to 1.95 V | V _{CC} | ≤ 2 ns | 30 pF | 1 kΩ |
| 2.3 V to 2.7 V | V _{CC} | ≤ 2 ns | 30 pF | 500 Ω |
| 2.7 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω |
| 3.0 V to 3.6 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω |

Quad 2-input OR gate

11. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



| UNIT | A max. | A ₁ | A ₂ | A ₃ | b _p | С | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | q | V | w | у | Z ⁽¹⁾ | θ |
|--------|-----------|-----------------------|----------------|-----------------------|----------------|------------------|------------------|------------------|------|----------------|-------|----------------|----------------|------|------|-------|------------------|----|
| mm | 1.75 | 0.25 0.10 | 1.45 1.25 | 0.25 | 0.49 0.36 | 0.25 0.19 | 8.75 8.55 | 4.0 3.8 | 1.27 | 6.2 5.8 | 1.05 | 1.0 0.4 | 0.7 0.6 | 0.25 | 0.25 | 0.1 | 0.7 0.3 | 8° |
| inches | 0.069 | 0.010 0.004 | 0.057 0.049 | 0.01 | | 0.0100 0.0075 | 0.35 0.34 | 0.16 0.15 | 0.05 | 0.244 0.228 | 0.041 | 0.039 0.016 | 0.028 0.024 | 0.01 | 0.01 | 0.004 | 0.028 0.012 | 0° |

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

| OUTLINE | REFERENCES | | | | | ISSUE DATE |
|----------|------------|--------|-------|--|------------|---------------------------------|
| VERSION | IEC | JEDEC | JEITA | | PROJECTION | ISSUE DATE |
| SOT108-1 | 076E06 | MS-012 | | | | 99-12-27 03-02-19 |

Fig. 9. Package outline SOT108-1 (SO14)

Quad 2-input OR gate

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1





Fig. 10. Package outline SOT337-1 (SSOP14)

Quad 2-input OR gate

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | EUROPEAN | ISSUE DATE | | | |
|----------|-----|----------|------------|------------|---------------------------------|--|
| VERSION | IEC | JEDEC | JEITA | PROJECTION | ISSUE DATE | |
| SOT402-1 | | MO-153 | | | 99-12-27 03-02-18 | |

Fig. 11. Package outline SOT402-1 (TSSOP14)

Quad 2-input OR gate




Fig. 12. Package outline SOT762-1 (DHVQFN14)

Quad 2-input OR gate

12. Abbreviations

Table 9. Abbreviations

| Acronym | Description |
|---------|---|
| CDM | Charged Device Model |
| CMOS | Complementary Metal-Oxide Semiconductor |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| НВМ | Human Body Model |
| MM | Machine Model |
| TTL | Transistor-Transistor Logic |

13. Revision history

Table 10. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes | | |
|----------------|---------------------------------------|---|---------------|--------------|--|--|
| 74LVC32A v.7 | 20200527 | Product data sheet | - | 74LVC32A v.6 | | |
| Modifications: | | <u>Section 1</u> and <u>Section 2</u> updated. <u>Table 4</u>: Derating values for P_{tot} total power dissipation updated. | | | | |
| 74LVC32A v.6 | 20180912 | Product data sheet | - | 74LVC32A v.5 | | |
| Modifications: | of Nexperia. Legal texts I Package ou | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Package outline drawing <u>SOT762-1</u> updated. Typo corrected in t_{pd} value: 1.05 ns to 1.5 ns. | | | | |
| 74LVC32A v.5 | 20111117 | Product data sheet | - | 74LVC32A v.4 | | |
| Modifications: | | Legal pages updated. Table 6, ΔI_{CC}: condition V_{CC} changed. | | | | |
| 74LVC32A v.4 | 20111019 | Product data sheet | - | 74LVC32A v.3 | | |
| 74LVC32A v.3 | 20030716 | Product specification | - | 74LVC32A v.2 | | |
| 74LVC32A v.2 | 19970630 | Product specification | - | 74LVC32A v.1 | | |
| 74LVC32A v.1 | 19970630 | Product specification | - | - | | |

Quad 2-input OR gate

14. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Quad 2-input OR gate

Contents

| 1. General description | 1 |
|-------------------------------------|----|
| 2. Features and benefits | 1 |
| 3. Ordering information | 1 |
| 4. Functional diagram | 2 |
| 5. Pinning information | 2 |
| 5.1. Pinning | 2 |
| 5.2. Pin description | 3 |
| 6. Functional description | 3 |
| 7. Limiting values | 4 |
| 8. Recommended operating conditions | 4 |
| 9. Static characteristics | 5 |
| 10. Dynamic characteristics | 6 |
| 10.1. Waveforms and test circuit | 7 |
| 11. Package outline | 8 |
| 12. Abbreviations | 12 |
| 13. Revision history | 12 |
| 14. Legal information | 13 |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 27 May 2020

[©] Nexperia B.V. 2020. All rights reserved

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

5962-8769901BCA 74HC85N NLU1G32AMUTCG NLV7SZ58DFT2G NLVHC1G08DFT1G NLX2G08MUTCG 091992B 091993X 093560G 634701C 634921A NL17SG32P5T5G NL17SG86DFT2G NLV14001UBDR2G NLVVHC1G132DTT1G NLX1G11AMUTCG NLX1G97MUTCG 746427X 74AUP1G17FW5-7 74LS38 74LVC1G08Z-7 74LVC32ADTR2G 74LVC1G125FW4-7 74LVC08ADTR2G MC74HCT20ADTR2G NLV14093BDTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G NLV17SZ126DFT2G NLV27WZ17DFT2G NLV74HC02ADR2G NLV74HC08ADR2G NLVVHC1GT32DFT1G 74HC32S14-13 74LS133 74LVC1G32Z-7 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7 M38510/06202BFA NLV74HC08ADTR2G NLV74HC14ADR2G NLV74HC20ADR2G NLV74VHC1G08DTT1G NLV74VHC1GT32DTT1G NLVVHC1G08DFT1G NLVVHC1G09DFT1G NLVVHC1GT08DFT2G NLV22G86MUTCG 5962-8973601DA