32-bit bus transceiver with direction pin; 30  $\Omega$  series termination resistors; 5 V tolerant; 3-state

Rev. 4 — 20 December 2011

**Product data sheet** 

### 1. General description

The 74LVCH322245A is a 32-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The device features four output enable (nOE) inputs for easy cascading and four send/receive (nDIR) inputs for direction control. Pin nOE controls the outputs so that the buses are effectively isolated. The device is designed with 30  $\Omega$  series termination resistors in both HIGH and LOW output stages to reduce line noise.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.

To ensure the high-impedance state during power-up or power-down, pin  $n\overline{OE}$  should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

### 2. Features and benefits

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- MULTIBYTE flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Integrated 30 Ω termination resistors
- All data inputs have bus hold
- Complies with JEDEC standard:
  - JESD8-7A (1.65 V to 1.95 V)
  - JESD8-5A (2.3 V to 2.7 V)
  - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-B exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- Specified from –40 °C to +85 °C and –40 °C to +125 °C



32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state


Packaged in plastic fine-pitch ball grid array package

## 3. Ordering information


Table 1.     Ordering information									
Type number Package									
	Temperature range	Name	Description	Version					
74LVCH32245AEC	–40 °C to +125 °C	LFBGA96	plastic low profile fine-pitch ball grid array package; 96 balls; body $13.5 \times 5.5 \times 1.05$ mm	SOT536-1					

32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state

#### **Functional diagram** 4.



32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state



## 5. Pinning information

																r	mna475
	6	1A1	1A3	1A5	1A7	2A1	2A3	2A5	2A6	3A1	3A3	3A5	3A7	4A1	4A3	4A5	4A6
	5	1A0	1A2	1A4	1A6	2A0	2A2	2A4	2A7	3A0	3A2	3A4	3A6	4A0	4A2	4A4	4A7
	4	10E	GND	V <sub>CC</sub>	GND	GND	Vcc	GND	20E	3ŌE	GND	Vcc	GND	GND	Vcc	GND	40E
	3	1DIR	GND	Vcc	GND	GND	Vcc	GND	2DIR	3DIR	GND	Vcc	GND	GND	VCC	GND	4DIR
	2	1B0	1B2	1B4	1B6	2B0	2B2	2B4	2B7	3B0	3B2	3B4	3B6	4B0	4B2	4B4	4B7
	1	1B1	1B3	1B5	1B7	2B1	2B3	2B5	2B6	3B1	3B3	3B5	3B7	4B1	4B3	4B5	4B6
		А	В	С	D	Е	F	G	Н	J	К	L	М	Ν	Ρ	R	т
Fig 3. Pi	n configura	ation	1														

### 5.1 Pinning

### 5.2 Pin description

#### Table 2. Pin description

Symbol	Ball	Description
nDIR (n = 1 to 4)	A3, H3, J3, T3	direction control
$n\overline{OE}$ (n = 1 to 4)	A4, H4, J4, T4	output enable input (active LOW)
1A[0:7]	A5, A6, B5, B6, C5, C6, D5, D6	input or output
1B[0:7]	A2, A1, B2, B1, C2, C1, D2, D1	
2A[0:7]	E5, E6, F5, F6, G5, G6, H6, H5	
2B[0:7]	E2, E1, F2, F1, G2, G1, H1, H2	
3A[0:7]	J5, J6, K5, K6, L5, L6, M5, M6	
3B[0:7]	J2, J1, K2, K1, L2, L1, M2, M1	
4A[0:7]	N5, N6, P5, P6, R5, R6, T6, T5	
4B[0:7]	N2, N1, P2, P1, R2, R1, T1, T2	
GND	B3, B4, D3, D4, E3, E4, G3, G4, K3, K4, M3, M4, N3, N4, R3, R4	ground (0 V)
V <sub>CC</sub>	C3, C4, F3, F4, L3, L4, P3, P4	supply voltage

74LVCH322245A All information provided in this document is subject to legal disclaimers.

32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state

### 6. Functional description

Table 3.	Function selection <sup>[1]</sup>			
Input		Output		
nOE	nDIR	nAn	nBn	
L	L	A = B	inputs	
L	Н	inputs	B = A	
Н	Х	Z	Z	

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state

### 7. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>1</sub> < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_{O}$ > $V_{CC}$ or $V_{O}$ < 0 V	-	±50	mA
Vo	output voltage	output HIGH or LOW state	[2] -0.5	V <sub>CC</sub> + 0.5	V
		output 3-state	[2] -0.5	+6.5	V
l <sub>O</sub>	output current	$V_{O} = 0 V$ to $V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		<u>[3]</u>	200	mA
I <sub>GND</sub>	ground current		<u>[3]</u> –200	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \text{ to } +125 \ ^{\circ}C$	[4] _	1000	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] All supply and ground pins connected externally to one voltage source.

[4] Above 70 °C the value of  $P_{tot}$  derates linearly with 1.8 mW/K.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW state	0	-	V <sub>CC</sub>	V
		output 3-state	0	-	5.5	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC}$ = 1.65 V to 2.7 V	-	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	10	ns/V

74LVCH322245A

© NXP B.V. 2011. All rights reserved.

32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state

## 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	S5 ℃	–40 °C to	o +125 ℃	Unit
			Min	Typ <mark>[1]</mark>	Max	Min	Max	
VIH	HIGH-level input	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	voltage	$V_{CC}$ = 1.65 V to 1.95 V	$0.65 \times V_{\text{CC}}$	-	-	$0.65 \times V_{CC}$	-	V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		$V_{CC}$ = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	voltage	$V_{CC}$ = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		$V_{CC}$ = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V <sub>ОН</sub>	HIGH-level	$V_I = V_{IH} \text{ or } V_{IL}$						
	output voltage	$I_{O} = -100 \ \mu\text{A};$ $V_{CC} = 1.65 \ \text{V} \text{ to } 3.6 \ \text{V}$	$V_{CC}-0.2$	V <sub>CC</sub>	-	$V_{CC}-0.3$	-	V
		$I_0 = -2 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_0 = -4 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_0 = -12 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
output voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V	
		$I_0 = 2 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_0 = 4 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		$I_0 = 6 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_0 = 12 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
I	input leakage current <sup>[2]</sup>	V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 5.5 V or GND	-	±0.1	±5	-	±20	μA
l <sub>oz</sub>	OFF-state output current [2][3]		-	±0.1	±5	-	±20	μA
OFF	power-off leakage supply	$V_{CC}$ = 0 V; V <sub>I</sub> or V <sub>O</sub> = 5.5 V	-	±0.1	±10	-	±20	μA
lcc	supply current	$V_{CC} = 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-	0.1	40	-	160	μA
∆l <sub>CC</sub>	additional supply current	per input pin; $V_{CC} = 2.7 V \text{ to } 3.6 V;$ $V_I = V_{CC} - 0.6 V; I_O = 0 A$	-	5	500	-	5000	μA
Cı	input capacitance	$V_{CC} = 0 V \text{ to } 3.6 V;$ V <sub>I</sub> = GND to V <sub>CC</sub>	-	5.0	-	-	-	pF
C <sub>I/O</sub>	input/output capacitance	$V_{CC} = 0 V$ to 3.6 V; V <sub>I</sub> = GND to V <sub>CC</sub>	-	10.0	-	-	-	pF
I <sub>BHL</sub>	bus hold LOW	$V_{CC}$ = 1.65; $V_{I}$ = 0.58 V	10	-	-	10	-	μΑ
	current [4][5]	$V_{CC} = 2.3; V_1 = 0.7 V$	30	-	-	25	-	μΑ
		$V_{CC} = 3.0; V_I = 0.8 V$	75	-	-	60	-	μA
4LVCH322245A		All information provided in t	his document is subject	to legal discla	imers		D NXP B.V. 2011. All rig	nhte rasan

## 74LVCH322245A

# 32-bit bus transceiver with direction pin; 30 $\Omega$ resistors; tolerance; 3-state

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	–40 °C to	o +125 ℃	Unit
			Min	Typ <mark>[1]</mark>	Max	Min	Max	
I <sub>BHH</sub>	bus hold HIGH	$V_{CC} = 1.65; V_I = 1.07 V$	-10	-	-	-10	-	μA
current [4][5]	$V_{CC} = 2.3; V_I = 1.7 V$	-30	-	-	-25	-	μΑ	
		$V_{CC} = 3.0; V_I = 2.0 V$	-75	-	-	-60	-	μΑ
I <sub>BHLO</sub> bus hold LOW		V <sub>CC</sub> = 1.95 V	200	-	-	200	-	μΑ
	overdrive current	V <sub>CC</sub> = 2.7 V	300	-	-	300	-	μΑ
	<u></u>	V <sub>CC</sub> = 3.6 V	500	-	-	500	-	μΑ
I <sub>BHHO</sub>	bus hold HIGH	V <sub>CC</sub> = 1.95 V	-200	-	-	-200	-	μA
overdrive current [4][6]	V <sub>CC</sub> = 2.7 V	-300	-	-	-300	-	μA	
	<u>1.3123</u>	V <sub>CC</sub> = 3.6 V	-500	-	-	-500	-	μΑ

#### Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at V\_{CC} = 3.3 V and T\_{amb} = 25 °C.

[2] The bus hold circuit is switched off when  $V_I > V_{CC}$  allowing 5.5 V on the input terminal.

[3] For I/O ports the parameter  $I_{OZ}$  includes the input leakage current.

[4] Valid for data inputs only. Control inputs do not have a bus hold circuit.

[5] The specified sustaining current at the data input holds the input below the specified  $V_1$  level.

[6] The specified overdrive current at the data input forces the data input to the opposite logic input state.

### **10. Dynamic characteristics**

#### Table 7.Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 6.

Symbol	Parameter	Conditions		T <sub>amb</sub> =	–40 °C to	+85 °C	–40 °C to	Unit	
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
t <sub>pd</sub>	propagation	nAn to nBn; nBn to nAn; see <u>Figure 4</u>	[2]						
	delay	V <sub>CC</sub> = 1.2 V		-	12	-	-	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V		1.5	6.6	16.0	1.5	18.4	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.0	3.5	7.8	1.0	9.1	ns
		$V_{CC} = 2.7 V$		1.0	3.5	6.7	1.0	9.5	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.0	2.9	5.7	1.0	8.5	ns
t <sub>en</sub>	enable time	nOE to nAn, nBn: see <u>Figure 5</u>	[2]						
		V <sub>CC</sub> = 1.2 V		-	18	-	-	-	ns
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		2.0	7.7	17.2	2.0	19.8	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.5	4.3	9.4	1.5	10.9	ns
		$V_{CC} = 2.7 V$		1.5	4.6	8.5	1.5	9.5	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.0	3.5	7.5	1.0	7.5	ns
t <sub>dis</sub>	disable time	nOE to nAn, nBn; see <u>Figure 5</u>	[2]						
		V <sub>CC</sub> = 1.2 V		-	10	-	-	-	ns
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V		2.8	4.6	11.0	2.8	12.7	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.0	2.6	6.3	1.0	7.3	ns
		$V_{CC} = 2.7 V$		1.5	3.4	7.5	1.5	11.0	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.5	3.2	6.5	1.5	8.5	ns
74LVCH322245A	1	All information provided in this document	is subje	ct to legal discl	aimers.		© NX	P B.V. 2011. All ri	ghts reserve

Product data sheet

32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state

Symbol	Parameter	Conditions 1		T <sub>amb</sub> =	–40 °C to	+85 °C	–40 °C to	• +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
t <sub>sk(o)</sub>	output skew time	$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	[3]	-	-	1.0	-	1.5	ns
C <sub>PD</sub> power	power	per buffer; $V_I = GND$ to $V_{CC}$	<u>[4]</u>						
	dissipation capacitance	$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		-	10.4	-	-	-	pF
Capacitan	capacitance	$V_{CC}$ = 2.3 V to 2.7 V		-	14.0	-	-	-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	17.2	-	-	-	pF

#### Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 6.

[1] Typical values are measured at  $T_{amb}$  = 25 °C and V<sub>CC</sub> = 2.5 V, 2.7 V, and 3.3 V respectively.

 $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz


 $C_{\text{L}}$  = output load capacitance in pF

 $V_{CC}$  = supply voltage in Volts


N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

### 11. Waveforms







# 74LVCH322245A

# 32-bit bus transceiver with direction pin; 30 $\Omega$ resistors; tolerance; 3-state





Table 8. Test dat	а								
Supply voltage	Input		Load		V <sub>EXT</sub>	V <sub>EXT</sub>			
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>		
1.2 V	V <sub>CC</sub>	$\leq$ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND		
1.65 V to 1.95 V	$V_{CC}$	$\leq$ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND		
2.3 V to 2.7 V	$V_{CC}$	$\leq$ 2 ns	30 pF	500 Ω	open	$2\times V_{CC}$	GND		
2.7 V	2.7 V	$\leq$ 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND		
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	$2 \times V_{CC}$	GND		

32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state

### 12. Package outline



LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm SOT536-1

#### Fig 7. Package outline SOT536-1 (LFBGA96)

All information provided in this document is subject to legal disclaimers.

32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state

## **13. Abbreviations**

Table 9.	Abbreviations
Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

Table 10. Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LVCH322245A v.4	20111220	Product data sheet	-	74LVCH322245A v.3	
Modifications:	• Table 4, Table	<u>5, Table 6, Table 7</u> and <u>T</u>	able 8: values addeo	for lower voltage ranges.	
74LVCH322245A v.3	20070820	Product specification	-	74LVCH322245A v.2	
74LVCH322245A v.2	20040506	Product specification	-	74LVC_LVCH322245A v.1	
74LVC_LVCH322245A v.1	19990901	-	-	-	

32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state

### **15. Legal information**

#### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74LVCH322245A

© NXP B.V. 2011. All rights reserved.

# 74LVCH322245A

## 32-bit bus transceiver with direction pin; 30 $\Omega$ resistors; tolerance; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

### **16. Contact information**

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

## 74LVCH322245A

32-bit bus transceiver with direction pin; 30  $\Omega$  resistors; tolerance; 3-state

### **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 3
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 5
9	Static characteristics 6
10	Dynamic characteristics 7
11	Waveforms 8
12	Package outline 11
13	Abbreviations 12
14	Revision history 12
15	Legal information
15.1	Data sheet status 13
15.2	Definitions 13
15.3	Disclaimers
15.4	Trademarks 14
16	Contact information 14
17	Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 December 2011 Document identifier: 74LVCH322245A

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bus Transceivers category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

 74LS645N
 DS8838
 FXL4TD245UMX
 IDT74CBTLV3257PGG
 74LVT245BBT20-13
 5962-8683401DA
 PCA9617ADMR2G
 5962 

 8953501KA
 5962-86834012A
 5962-7802301Q2A
 5962-7802002MFA
 5962-7802001MFA
 74VHCV245FT(BJ)
 NCV7349D13R2G

 TC74VCX164245(EL,F
 MC74LCX245MNTWG
 TC7WPB8306L8X,LF(S
 TC7WPB9307FC(TE85L
 74FCT16245CTPVG8

 74FCT16543CTPVG
 74FCT245CTPYG8
 MM74HC245AMTCX
 74LVCH16245APVG
 74LVX245MTC
 5962-9221405M2A
 NTS0102DP 

 Q100H
 74ALVC16245MTDX
 74ALVCH32245BF
 74FCT163245APVG
 74FCT245CTQG
 74FCT3245AQG

 74LCXR162245MTX
 74VHC245M
 TC7WPB9306FC(TE85L
 TC7WPB9306FK(T5L,F
 JM38510/65553BRA
 ST3384EBDR

 74LVC1T45GF,132
 74AVC4TD245BQ,115
 PQJ7980AHN/C0JL,51
 MC100EP16VBDG
 FXL2TD245L10X
 74LVC1T45GM,115

 TC74AC245P(F)
 PSB21150F S LLHR
 SNJ54AHC245J SNJ54AHC245J SNJ54AHC245J SNJ54AHC245AFK
 SNJ54AHC245J SNJ54AHC245J SNJ54AHC245AFK