√RoHS

Power Amplifier Module for LTE and 5G

The AFSC5G37E38 is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells and low power remote radio heads. The field-proven LDMOS power amplifiers are designed for TDD and FDD LTE systems.

3600-3800 MHz

• Typical LTE Performance: $P_{out} = 6.3$ W Avg., $V_{DD} = 29$ Vdc, 1 × 20 MHz LTE, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. ⁽¹⁾

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
3610 MHz	28.2	-27.5	41.5
3700 MHz	28.3	-27.3	41.8
3790 MHz	28.4	-26.9	41.0

1. All data measured with device soldered in NXP reference circuit.

Features


- Frequency: 3600–3800 MHz
- · Advanced high performance in-package Doherty
- Fully matched (50 ohm input/output, DC blocked)
- · Designed for low complexity analog or digital linearization systems



3600–3800 MHz, 28 dB, 6.3 W Avg. AIRFAST POWER AMPLIFIER MODULE







1. V_{DC2} and V_{DP2} are DC coupled internal to the package and must be powered by a single DC power supply.

Table 1. Functional Pin Description

Pin Number	Pin Function	Pin Description
1, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27	GND	Ground
2, 12	N.C.	No Connection
3	V _{DC2}	Carrier Drain Supply, Stage 2
4	V _{DC1}	Carrier Drain Supply, Stage 1
5	RF _{in}	RF Input
6	V _{GP2}	Peaking Gate Supply, Stage 2
7	V _{GP1}	Peaking Gate Supply, Stage 1
8	V _{GC1}	Carrier Gate Supply, Stage 1
9	V _{GC2}	Carrier Gate Supply, Stage 2
10	V _{DP1}	Peaking Drain Supply, Stage 1
11	V _{DP2}	Peaking Drain Supply, Stage 2
17	RF _{out}	RF Output

Table 2. Maximum Ratings

Rating	Symbol	Value	Unit
Gate-Bias Voltage Range	V _G	–0.5 to +10	Vdc
Operating Voltage Range	V _{DD}	24 to 30	Vdc
Storage Temperature Range	T _{stg}	-65 to +150	°C
Case Operating Temperature	T _C	125	°C
Peak Input Power (3700 MHz, Pulsed CW, 10 μsec(on), 10% Duty Cycle)	P _{in}	25	dBm

Table 3. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure	MTTF	> 10	Years
Case Temperature 125°C, 6.3 W Avg., 30 Vdc			

Table 4. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JS-001-2017)	1B
Charge Device Model (per JS-002-2014)	С3

Table 5. Moisture Sensitivity Level

Test Methodology	Rating Package Peak Temperature		Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

Characteristic	Symbol	Тур	Range	Unit
Carrier Stage 1 — On Characteristics				1
Gate Threshold Voltage ⁽¹⁾ (V _{DS} = 10 Vdc, I _D = 1.6 μAdc)	V _{GS(th)}	1.2	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 29 Vdc, I _{DQ1A} = 18 mAdc)	V _{GS(Q)}	2.0	±0.4	Vdc
Fixture Gate Quiescent Voltage $(V_{DD} = 29 \text{ Vdc}, I_{DQ1A} = 18 \text{ mAdc}, \text{Measured in Functional Test})$	V _{GG(Q)}	5.3	±1.4	Vdc
Carrier Stage 2 — On Characteristics				
Gate Threshold Voltage ⁽¹⁾ (V _{DS} = 10 Vdc, I _D = 13.6 μAdc)	V _{GS(th)}	1.2	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 29 Vdc, I _{DQ2A} = 58 mAdc)	V _{GS(Q)}	1.8	±0.4	Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 29 Vdc, I _{DQ2A} = 58 mAdc, Measured in Functional Test)	V _{GG(Q)}	3.0	±1.2	Vdc
Peaking Stage 1 — On Characteristics ⁽¹⁾		•		ł
Gate Threshold Voltage (V _{DS} = 10 Vdc, I _D = 2 μAdc)	V _{GS(th)}	1.2	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 29 Vdc, I _{DQ1A} = 15 μAdc)	V _{GS(Q)}	1.3	±0.4	Vdc
Fixture Gate Quiescent Voltage (V_{DD} = 29 Vdc, I_{DQ1A} = 15 µAdc, Measured in Functional Test)	V _{GG(Q)}	1.3	±0.4	Vdc
Peaking Stage 2 — On Characteristics ⁽¹⁾				
Gate Threshold Voltage (V _{DS} = 10 Vdc, I _D = 27.2 μ Adc)	V _{GS(th)}	1.2	±0.4	Vdc
Gate Quiescent Voltage (V _{DS} = 29 Vdc, I _{DQ2A} = 146 μAdc)	V _{GS(Q)}	1.3	±0.4	Vdc
Fixture Gate Quiescent Voltage (V _{DD} = 29 Vdc, I _{DQ2A} = 146 μAdc, Measured in Functional Test)	V _{GG(Q)}	1.3	±0.4	Vdc

Table 6. Electrical Characteristics (T_A = 25°C unless otherwise noted)

1. Each side of device measured separately.

(continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Functional Tests — 3600 MHz ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test $D_{Q2A} = 58 \text{ mA}, V_{GS1B} = (V_t - 0.31) \text{ Vdc}, V_{GS2B} = (V_t - 0.3) \text{ Vdc}, P_{out} = 6.53 \text{ mA}$	st Fixture, 50 oh 3 W Avg., 1-tor	nm system) V ne CW, f = 36	_{DD} = 29 Vdc, I 600 MHz.	_{DQ1A} = 18 mA	L,
Gain	G	25.7	27.4	—	dB
Drain Efficiency	η _D	38.3	45.3	—	%
Pout @ 3 dB Compression Point	P3dB	44.9	45.6	—	dBm
Functional Tests — 3800 MHz ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test $D_{Q2A} = 58$ mA, $V_{GS1B} = (V_t - 0.31)$ Vdc, $V_{GS2B} = (V_t - 0.3)$ Vdc, $P_{out} = 6$.				_{DQ1A} = 18 mA	L.,
Gain	G	25.4	27.3	_	dB
Drain Efficiency	η _D	32.6	37.8		%
Pout @ 3 dB Compression Point	P3dB	44.8	45.3	_	dBm
Videband Ruggedness ⁽³⁾ (In NXP Doherty Power Amplifier Module Refe (_{GSP1} = 1.35 Vdc, V _{GSP2} = 1.2 Vdc, f = 3700 MHz, Additive White Gauss ISBW of 400 MHz at 30 Vdc, 3 dB Input Overdrive from 6.3 W Avg. Modulated Output Power	erence Circuit, s sian Noise (AW	GN) with 10	m) I _{DQ1A} = 18 dB PAR Device Degrac		58 mA,
 Typical Performance ⁽³⁾ (In NXP Doherty Power Amplifier Module Refere DQ2A = 58 mA, V_{GSP1} = 1.35 Vdc, V_{GSP2} = 1.2 Vdc, P_{out} = 6.3 W Avg., 3 VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point) 		ohm system) —	V _{DD} = 29 Vdc 210	c, I _{DQ1A} = 18 r	nA, MHz
Quiescent Current Accuracy over Temperature ⁽⁴⁾ with 2.2 k Ω Gate Feed Resistors (-40 to 85°C) Stage 1 with 2.2 k Ω Gate Feed Resistors (-40 to 85°C) Stage 2	Δl _{QT}		1.0 2.0		%
1-carrier 20 MHz LTE, 8 dB Input Signal PAR	1		1	1	1
Gain	G	_	28.3	_	dB
Power Added Efficiency	PAE		41.8	_	%
Adjacent Channel Power Ratio	ACPR	_	-27.3	_	dBc
Adjacent Channel Power Ratio	ALT1	_	-42.0	_	dBc
Adjacent Channel Power Ratio	ALT2	_	-50.8		dBc
Gain Flatness ⁽⁵⁾	G _F	_	0.3		dB
Fast CW, 27 ms Sweep	1		1	1	1
Pout @ 3 dB Compression Point	P3dB	_	45.5	_	dBm
AM/PM @ P3dB	Φ	_	-23	_	٥
Gain Variation @ Avg. Power over Temperature (-40°C to +105°C)	ΔG		0.036	_	dB/°C
P3dB Variation over Temperature	P3dB		0.011	_	dB/°C

Table 7. Ordering Information

Device	Tape and Reel Information	Package
AFSC5G37E38T2	T2 Suffix = 2,000 Units, 24 mm Tape Width, 13-inch Reel	10 mm × 6 mm Module

1. Part input and output matched to 50 ohms.

2. ATE is a socketed test environment.

3. All data measured in fixture with device soldered in NXP reference circuit.

4. Refer to AN1977, Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family, and to AN1987, Quiescent Current Control for the RF Integrated Circuit Device Family. Go to <u>http://www.nxp.com/RF</u> and search for AN1977 or AN1987. 5. Gain flatness = $Max(G(f_{Low} \text{ to } f_{High})) - Min(G(f_{Low} \text{ to } f_{High}))$




Figure 2. AFSC5G37E38 Reference Circuit Component Layout

Part	Description	Part Number	Manufacturer
B1, B2	30 Ω Ferrite Bead	BLM15PD300SN1	Murata
C1, C14	10 μF Chip Capacitor	CL31A106KBHNNNE	Samsung
C3, C4, C10, C13	1 μF Chip Capacitor	06035D105KAT2A	AVX
C6, C15, C16, C17	0.1 μF Chip Capacitor	GRM155R61H104KE14	Murata
Q1	Power Amplifier Module	AFSC5G37E38	NXP
R1, R4	5.1 Ω, 1/10 W Chip Resistor	ERJ-2GEJ5R1X	Panasonic
R5, R6, R7, R8	2.2 kΩ, 1/20 W Chip Resistor	ERJ-1GNJ222C	Panasonic
PCB	Rogers RO4350B, 0.020", $\epsilon_r = 3.66$	D98121	MTL

Note: Component numbers C2, C5, C7, C8, C9, C11, C12, R2 and R3 are intentionally omitted.



Figure 3. Product Marking

H-PLGA-27 I/O 10 X 6 X 1.365 PKG, 1 PITCH



ONXP B.V	. ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	drawing number:	REVISION:	page:
PRINT VERSION NOT TO SCALE	NON—JEDEC	98ASA01540D	O	1 OF 6


AFSC5G37E38



SOT1831-2

26X 0.4±0.05 0.1 M C A B 8±0.05-¢ 0.05MC 0.1 M C A B Φ 0.05 M C 26X 0.4±0.05 0.1 M C A B Ф 0.05 M C 15 4±0.05 27 0.1 (CAB 3 0.05 (C) φ 8X 1 17 T 2X 2.65 26 25 24 23 22 20 2X 0.5 14X 1 2X 4.65 3 PIN 1 INDEX AREA VIEW D-D (BOTTOM VIEW) <u>4</u> 0.028 0.013 ____0.1 C SEATING PLANE LGA PAD METAL SURFACE С (NSMD LGA PAD) (0.4)-SOLDER MASK SURFACE LGA PAD METAL SURFACE (SMD LGA PAD) SECTION E-E 5

ONXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	2




PCB DESIGN GUIDELINES - SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

C NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISIÓN:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	3


SOT1831-2



PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISIÓN:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	4



RECOMMENDED STENCIL THICKNESS 0.125

2X 0.5

14X 1

PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

ONXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISIÓN:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	5

2X 4.65

PACKAGE OUTLINE-

-(26X 0.4)

H-PLGA-27 I/O 10 X 6 X 1.365 PKG, 1 PITCH

NOTES:

′4.`

5

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

 Δ DIMENSION APPLIES TO ALL LEADS AND FLAG.

THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 27) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDERMASK DEFINED (NSMD).

S NXP B.V.	ALL RIGHTS RESERVED		DATE: 2	6 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01540D	0	6

PRODUCT DOCUMENTATION AND TOOLS

Refer to the following resources to aid your design process.

Application Notes

- AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family

Development Tools

Printed Circuit Boards

FAILURE ANALYSIS

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description	
0	Aug. 2020	Initial release of data sheet	

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions.

NXP, the NXP logo, Freescale, the Freescale logo and Airfast are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2020 NXP B.V.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RF Development Tools category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

MAAM-011117 MAAP-015036-DIEEV2 EV1HMC1113LP5 EV1HMC6146BLC5A EV1HMC637ALP5 EVAL-ADG919EBZ ADL5363-EVALZ LMV228SDEVAL SKYA21001-EVB SMP1331-085-EVB EV1HMC618ALP3 EVAL01-HMC1041LC4 MAAL-011111-000SMB MAAM-009633-001SMB MASW-000936-001SMB 107712-HMC369LP3 107780-HMC322ALP4 SP000416870 EV1HMC470ALP3 EV1HMC520ALC4 EV1HMC244AG16 EV1HMC539ALP3 EV1HMC6789BLC5A MAX2614EVKIT# 124694-HMC742ALP5 SC20ASATEA-8GB-STD MAX2837EVKIT+ MAX2612EVKIT# MAX2692EVKIT# EV1HMC629ALP4E SKY12343-364LF-EVB 108703-HMC452QS16G EV1HMC863ALC4 EV1HMC427ALP3E 119197-HMC658LP2 EV1HMC647ALP6 ADL5725-EVALZ MAX2371EVKIT# 106815-HMC441LM1 EV1HMC1018ALP4 UXN14M9PE MAX2016EVKIT EV1HMC939ALP4 MAX2410EVKIT MAX2204EVKIT+ EV1HMC8073LP3D SIMSA868-DKL SIMSA868C-DKL SKY65806-636EK1 SKY68020-11EK1