AN11022

CLRC663 Evaluation board quick start guide Rev. 1.5 — 28 May 2018

205915

Application note COMPANY PUBLIC

Document information

Info	Content
Keywords	CLRC663, CLRC663 <i>plus</i> , CLEV6630A, CLEV6630B, CLRC663 evaluation board, CLRC663 customer board, CLRC663 GUI, GUI, CLRC663 Support Tool, NFC Cockpit
Abstract	This document describes the CLEV6630A and CLEV6630B (CLRC663 evaluation board), and how to use it. It describes the NFC Cockpit (Version 3.6), which allows an easy basic access to the CLRC663 registers and EEPROM in combination with basic reader functionality.



Revision history

Rev	Date	Description
1.5	20180528	Including CLEV6630A
1.4	20170515	MCUXpresso IDE installation and usage chapter added
		Software example descriptions added
1.3	20170503	Update with new CLEV6630B V2.0 and NFC Cockpit
1.2	20150114	RC663 Schematic updated
1.1	20120712	Some Figures updated because of quality reasons, Section Licenses updated
1.0	20120216	Initial release

Contact information

For more information, please visit: <u>http://www.nxp.com</u>

AN11022

Application note COMPANY PUBLIC

1. Introduction

This document describes the CLEV6630A and CLEV6630B (CLRC663 evaluation board), which provides an easy evaluation of the features and functions of the CLRC663 and CLRC663 *plus* families.

It provides the first steps to operate the board, using the NFC Cockpit (Version 3.6 or higher).

The default antenna is a 65mm x 65mm antenna with some metal layer inside the antenna area. This antenna is not an optimum antenna as such, but intends to demonstrate the performance and register settings of the CLRC663 under typical design constraints like LCD or some metal (e.g. PCB) inside the antenna area.

In this document the term "MIFARE Classic card" refers to a MIFARE Classic IC-based contactless card, the term "MIFARE DESFire card" refers to a MIFARE DESFire IC-based contactless card.

1.1 CLRC663 registers and EEPROM concept

The CLRC663 uses internal registers to adapt and optimize the functionality and performance for each of the supported protocols and data rates dependent on the connected antenna, matching network and receiver path. It offers an EEPROM, which contains the default settings for all the supported protocols (locked). These settings are loaded into the registers with the LoadProtocol command for each supported protocol and data rate.

The default EEPROM configuration settings are optimized for the generic use, based on the 65mmx65mm antenna of the board CLEV6630A / CLEV6630B, and cannot be updated by the user as such. Individual settings must be overwritten by the host μ C after the LoadProtocol.

Alternatively, customized settings can be used for the major relevant registers in an extra EEPROM area. Then the command LoadReg must be used to copy the customized EEPROM content into the registers.

Some of these settings can or even **must** be adapted towards a new antenna design (e.g. the Rx settings).

Some EEPROM configuration data is independent from the used protocols and defines e.g. the startup behavior of the CLRC663 or the functionality of LowPower Card detection and requires attention as well for optimum performance of the chip.

1.2 CLEV6630A / CLEV6630B concept

The basic **concept of the CLEV6630A** / **CLEV6630B** is to enable the user to perform a quick evaluation of the CLRC663, and also connect his own antenna to the CLRC663 board. In addition, dedicated boards which allow to solder custom matching components are available. The NFC Cockpit can be used to optimize the CLRC663 antenna tuning, to perform the related TX and Rx optimization without touching any source code.

All the relevant CLRC663 registers can be modified and fine-tuned using the NFC Cockpit. For the most relevant registers the customized settings can typically be stored in the CLRC663 EEPROM.

The NFC Cockpit also allows a dump of the complete user EEPROM content into an XML file. This file then can be loaded again into the EEPROM. That allows to manage and exchange different user or antenna configurations. In addition, the register settings found to work well using the NFC Cockpit, can be used during user code development as well.

As soon as the register settings for the targeted protocols and data rates are defined, the NFC Reader Library including the HAL can be used to start the development of the user application. Examples illustrate the usage of the library for typical use cases.

The source code examples of the NFC Reader Library can be used to develop an own application directly on the LPC1769 (see Fig 3), or can serve as a starting point for porting the NFC Library to any other microcontroller platform.

2. Hardware

The CLEV6630, as shown in Fig 1 and Fig 2, provides a lot of test functions which might not be used for the typical hardware and software evaluation. It can be used as a simple standard reader without modification, it can be used to define and optimize the analog settings for any connected antenna or it can be used to develop and modify any RFID and NFC application based on the NFC Reader Library.

The CLEV6630A and CLEV6630B share the same hardware, except these differences:

- 1. CLEV6630A uses the CLRC66302, while CLEV6630B uses the CLRC66303.
- 2. The CLEV6630A PCB color is red, while the CLEV6630V is blue.
- 3. The antenna tuning is slightly different (see 2.2.3).

2.1 Hardware introduction

The CLRC663 is supplied with a supply voltage, which can be chosen between: internal and external supply. For the internal supply either 5V or 3.3V can be used. The external power supply can be an AC or DC supply (polarity does not matter) with at least 7.5V, since the board provide a rectifier and LDO to supply the circuit with 5V and 3.3V.

The CLRC663 is connected to an NXP LPC1769 μ C via SPI. A specific firmware on the LPC1769 allows to use the CLEV6630A / CLEV6630B together with the NFC Cockpit.

The connection to the PC is done via USB: USB Micro connectors are supported. The use of the shielded USB cable is required to meet the FCC/CE specifications.

Another connection option allows to connect a LPC-LINK2 board the CLEV6630A / CLEV6630B by means of a debug cable. This allows the development of custom software or the execution of the NFC Reader Library code including samples.

In case a different host microcontroller shall be used, the SPI interface is available for connection to an external host (the on board LPC1769 is not used in this case).








2.2 Schematics

The complete schematics of the CLRC663 evaluation board are shown in the Fig 3, Fig 4, Fig 5, Fig 7, and Fig 8.

2.2.1 LPC1769


The CLEV6630A / CLEV6630B contains an NXP LPC1769 (see Fig 3).

An LPC Linker can be connected to the LPC1769 via the JTAG interface (see Fig 4).



Application note

AN11022




2.2.2 Power supply

The default settings use the power supply from the USB connector. For the maximum performance and a better test capability the external power supply should be connected. The AC or DC power input can cover any power supply providing an AC or DC voltage between 7.5 and 12V.

AN11022

USB INTERFACE






As soon as the board is supplied with power, the red LED LD100 must be on.

The CLRC663 evaluation board provides two LDOs, one for 5V and one for 3.3V. 5V LDO is only be used, if the external power supply is connected and used (J101 default). Using USB power might not give the best RF performance, since the USB voltage level might not be stable 5V.

AN11022

AN11022 CLRC663 Evaluation board



Three jumpers can be used to evaluate the different power supply options:

J101: either external or USB power supply (default)

J303: either VBAT = 5V or 3.3V (default)


J300: closed (default) or to measure the ITVDD (bridge with an ampere meter) or to supply the CLRC663 (center pin of J300) with external TVDD from external DC power supply

Note: The best RF performance can be achieved with external power supply.

2.2.3 CLRC663


The CLRC663 is shown in Fig 7. The clock is based on a 27.12 MHz crystal. During the antenna tuning and overall hardware design typically the ITVDD must be checked. This can be done with the JP300 ("TVDD"), either using an external power supply or just using an ampere meter instead of the jumper.

The relevant test signals can be derived from the digital test pins at the bottom of the board and the two analog test pins AUX1 and AUX2.



The antenna connection uses the standard tuning circuit. The EMC filter is designed with a cut off frequency of $f_{EMC} \approx 21$ MHz, and the antenna impedance is tuned to Z $\approx 20\Omega$.

AN11022 CLRC663 Evaluation board




The "asymmetrical" tuning (see Fig 9) is a compromise to provide optimum power transfer and good wave shapes in combination with good loading effects, which automatically reduce the field strength under strong loading conditions.

The CLEV6630A antenna tuning is the same as the tuning of the CLEV6630B, except these differences:

- 1. C307 = C320 = 12pF
- 2. C316 = C317 = 33pF

Note: The CLRC663 *plus* (CLEV6630B) can drive more output power than the CLRC663 (CLEV6630A), so the antenna for the CLRC663 *plus* could be tuned with a lower impedance to increase the field strength. However, the maximum allowed field strength must be taken into account, too.

AN11022



2.3 Jumper settings

Three jumpers can be used to evaluate the different power supply options:

J101: either external or USB power supply (default)

J303: either VBAT = 5V or 3.3V (default)

J300: closed (default) or to measure the ITVDD

Fig 10 shows the default jumper settings for operation powered via USB.


Fig 11 shows the jumper setting for the operation externally powered.

AN11022


CLRC663 Evaluation board

CLRC663 Evaluation board

AN11022



AN11022



3. Software

The CLEV6630A / CLEV6630B evaluation board is delivered with a graphical user interface application (GUI), the NFC Cockpit. The NFC Cockpit can be used to explore the functionality of the CLRC663 and perform RF and antenna design related tests. It allows a direct register access as well as EEPROM read and write access. The NFC Cockpit therefore can be used to configure & test the CLRC663.

3.1 LPC Firmware and Driver

The LPC firmware is installed by default on the CLEV6630A / CLEV6630B and is ready to use. No LPC firmware installation is required, if the board is only used with the NFC Cockpit.

However, the LPC1769 might be used for software development together with one of the NXP software examples (including the NFC Reader Library). In such case the LPC FW must be re-installed afterwards, if the CLEV6630A / CLEV6630B is supposed to be used together with the NFC Cockpit again. Reason for this is that any software development using the LPCXpresso will erase the default firmware. The use and re-installation of the LPC firmware using the LPCXpresso is described in [5].

In any case the correct PC VCOM driver must be installed, before the NFC Cockpit can be used with the CLEV6630A / CLEV6630B evaluation board. This driver needs to be

manually installed, using the "install_vcom.bat" in the subdirectory NFC Cockpit _v xyz \VCOM.

For the first start with the CLEV6630A / CLEV6630B refer to section 4.

3.1.1 LPC Firmware installation

For installation of LPC firmware the LPC link and a LPCXpresso tool is required. For details refer to [5].


3.1.2 LPC Driver installation

Before the first connection of the CLEV6630A / CLEV6630B (with LPC firmware) to the PC, the driver must be installed with

\Name of the GUI package\VCOM\install_vcom.bat

After successful installation of the driver, the CLEV6630A / CLEV6630B can be connected to the PC and will show up as VCOM device on a COM port, as shown in Fig 12.

Note for possible future NFC Cockpit updates: Please make sure to use latest driver version, otherwise the application might not work correctly. In case of doubt re-install the driver of the corresponding NFC Cockpit package.



3.2 NFC Cockpit

The NFC Cockpit can be installed and started (see Fig 13).

 NXP NFC Cockpit v3.6.0 / VCOM_RC663 @\\ 			
egisters/EEProm access Register address: Read Write Sit selection: Rinary Write Operation All bits Single bit	Operation © EEPROM ® Register Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø Ø	Type Cards LPCD Secondary Firmware Test Signal Secondary Firmware Load Secondary Firmware Image: Start Secondary Firmware Start Secondary Firmware Start Secondary Firmware	
[2017.01.05 16:25:47]:INFO:EEPROMService_I	Load EEProm RF Field Control Dump EEProm Rf Field On Rf Field Off Rerating Services for VCOM_RC663 @\\\COM12 RC663:Read from EE address:0x00 3bytes. Value=00 01 01		
VCOM_RC663 @\\\COM: *	e Port Soft Reset Help +	INFO: Read from EE address:0x00 3bytes. Value=00 01 01	

(1) Status when starting the NFC Cockpit with connected CLEV6630A / CLEV6630B board

Fig 13. NFC Cockpit Initial view with CLRC663 evaluation board

After starting the NFC Cockpit, the communication link between the PC and the CLEV6630A / CLEV6630B (via the LPC VCOM interface) is enabled automatically.

Note: The NFC Cockpit is a development tool, and therefore allows many different kind of operations, even "useless" ones at a first glance. The correct use of the NFC Cockpit is required to operate the CLRC663 properly.

Example: without enabling the RF Field no card can be operated, even though the CLRC663 can be operated.

The Fig 14 shows the activation of a MIFARE DESFire card, using the <Load Protocol> + <Field On> + <Activate Layer3>, followed by <Activate Layer4>. The NFC Cockpit shows the card responses like ATQA, SAK, and ATS.

Afterwards the ISO/IEC 14443-4 protocol can be used to exchange data. The Fig 14 shows the MIFARE DESFire command "Get Application ID" (0x6A), which returns the AIDs.

Note: Make sure that either the CRC is enabled or added manually in the data field.

CLRC663 Evaluation board

AN11022

egisters/EEProm access	Operation	Type Cards LPCD Secondary Firmware Test Signal
Write Operation All bits Single bit EEPROM Single Byte Access Address Coccoccocc Read EEPROM Data Cocco Unite EEPROM Log Monitor 2017.01.05 16:48:05;INFO:ServiceFactory 2017.01.05 16:48:05;INFO:EEPROMService 2017.01.05 16:48:01;INFO:RFROMService 2017.01.05 16:48:01;INFO:RFROMService Coll.70.105 16:48:01;INFO:RFROMService Coll.705 I0:48:01;INFO:RFROMService Coll.705 I0:48:01;	BERROM 3: REQA + Anticollision + Select Register 3: REQA + Anticollision + Select Register 4: RATS C: RF Field on 4: RATS Load EEProm Fried Off Refield on Fried Off Refield from Eaddress/003 Value=0.00 01 01 ImpService, RC663.4ead protocol RMA, 106 wModel/RMA, 106 Protocol loaded successfully. Service, RF On	Type A Type B Type F ISO15693 Protocol Laver 1: Load Protocol Layer 14443-3a Load Protocol Activate Layer3 Halt 106 kBd/s ATOA: 44 03 SAK: 0.20 Re-Activate L3 UD: 04 29 18 F1 F5 25 80 Isingle REQA Endiess REQA Layer 14443-4a Deselect Card Inter-REQ: 0 ms Select a baud rate: 106 kBd/s Inter-REQ: 0 ms Activate Layer6 Deselect Card Inter-REQ: 0 ms Arts: 06 75 77 81 02 80 Single REQA ESFire Layer 14443-4: Data Exchange with PICC Data to be send: 60 If TXCRC Enable If RXCRC Enable Send Data Card response: AF 04 01 01 01 00 18 05 5: Receive Applications on the card: Applications on the card: 5: Receive
COM_RC663 @\\\COM: -	lose Port Soft Reset Help - II	NFO: RF On

(2) 0x60 = Get Version command of MIFARE DESFire EV1

Fig 14. NFC Cockpit with CLEV6630A / CLEV6630B: Activation of a MIFARE DESFire EV1 card + Get Version

Similar functionality does exist for ISO/IEC 14443 A and B, for NFC type F and for ISO/IEC 15693 communication.

Be aware that a Load Protocol command must be executed manually before the corresponding protocol settings are loaded from the EEPROM into the registers. So this tab "Type A" can be used to perform

- (1) <Load Protocol> (e.g. type A 106)
- (2) <Field On>
- (3) <Single REQA> (using the EEPROM settings)
- (4) Select a TX register, e.g. DRVMODREG, change TXCLOCKMODE
- (5) Change some register bits, and write back into RAM
- (6) <Single REQA> shows the register changes (probing the field and checking the envelop)

This allows an easy and quick optimization of Tx and Rx parameters. Using the default settings from the EEPROM always resets the relevant registers.

- (7) <Load Protocol> (e.g. type A 106)
- (8) <Single REQA> (using again the EEPROM settings)

Note: The EEPROM of the CLRC663 is locked for all the LoadProtocol area.

3.2.1 CLRC663 Register access

The NFC Cockpit allows the reading and writing of all the CLRC663 registers (see Fig 15).

Selecting a register reads and shows the hexadecimal content as well as the corresponding bit values. The input allows to change each bit separately as well as writing hexadecimal values. Writing back the value changes the CLRC663 register.

A help function automatically shows a short description of the (part of the) registers itself, if the mouse is moved over the names.

Note: Some register content cannot be changed manually ("read only") and some content might be overwritten by the LPC firmware.

egisters/EEProm access Operation	Type Cards LPCD Secondary Firmware Test Signal
RXANA_REG Read EEPROM T	Type A Type B Type F ISO15693
legister address: 0x39 Write Ø Register	Protocol Laver
	Layer 14443-3a Load Protocol ISO14443-A
	Activate Layer3 Halt 106 kBd/s
	ATOA: 44.03
000000A	SAK: UX2U I Periorin Single Choless RECA
Write Operation	UID: 04 29 18 F1 F5 25 80 Layer 14443-4a Inter-REO: 0 ms
All bits Register access Single bit	
All bits Register access Single bit	
and the second	Activate Layer4 Deselect Card Time-out RFON: 0 ms
EEPROM Single Byte Access	Jungie nooga
Address 0x0000000 Read EEPROM	Layer 14443-4: Data Exchange with PICC
Data 0x00 Write EEPROM Dump EEProm Rf Field On Rf Field Off Rf Field Reset	Data to be send: 60
og Monitor 2017.01.05 16:48:11):INFO:TypeACardViewModel:RM A 106 Protocol loaded successfully.	TXCRC Enable RXCRC Enable Send Data
2017.01.05 16:48:12]:INFO:RfFieldControlService:RF On	Card response: AF 04 01 01 01 00 18 05
2017.01.05 16:59:05]:INFO:RegistersService_RC663:Read Register TCONTROL_REG@0x0E. Value=0x00 2017.01.05 16:59:12]:INFO:RegistersService_RC663:Read Register TXAMP_REG@0x29. Value=0x15	Application Laver
2017.01.05 16:59:48]:INFO:RegistersService_RC663:Read Register DRVCON_REG@0x2A. Value=0x11 2017.01.05 17:00:29]:INFO:RegistersService_RC663:Read Register TXL_REG@0x2B. Value=0x06	Command GetAppIds MF DesFire
2017.01.05 17:00:44]:INFO:RegistersService_RC663:Read Register DRVCON_REG@0x2A. Value=0x11	GetAppIds
2017.01.05 17:01:03]:INFO:RFProtocolTuningService_RC663:Load protocol RM_A_106 2017.01.05 17:01:03]:INFO:TypeACardViewModel:RM_A_106 Protocol loaded successfully.	Applications on the card:
2017.01.05 17:01:04]:INFO:RegistersService_RC663:Read Register DRVCON_REG@0x2A. Value=0x11 2017.01.05 17:01:09]:INFO:RegistersService_RC663:Read Register DRVMOD_REG@0x28. Value=0x8E	
2017.01.05 18:17:29]:INFO:RegistersService_RC663:Read Register RCV_REG@0x38. Value=0x12 2017.01.05 18:17:39]:INFO:RegistersService_RC663:Read Register RXANA_REG@0x39. Value=0x0A *	
Soft Reset Help + IN	IFO: Read Register RXANA_REG@0x39. Value=0x0A

(1) Registers are temporary stored, i.e. might be overwritten with Load Protocol.

Fig 15. CLRC663 register access

Application note

3.2.2 CLRC663 analog and digital test signals

The NFC Cockpit allows to route the CLRC663 digital test signals to the SIGOUT pin, as well as to unlock and route the CLRC663 analog test signals to testpins AUX1 and AUX2, as shown in Fig 16.

The digital test pin SIGOUT can be found at the J301 (pin row), while the analog signals are routed to two test pads as close to the CLRC663 as possible (below the antenna tuning area).

egister address: 0x39 Write ® Register it selection:	AUX1 Analog ADC - I
000000A Write Operation All bits Single bit EEPROM Single Byte Access EEPROM Single Byte Access EEPROM Single Byte Access	AUX2 Aux2 Analog ADC - Q SIGOUT Analog Tx Envelope Tx Envelope Tx Envelope Tx Envelope
Address 0x0000000 Read EEPROM Image: Control of the contred of the control of the contred of the control of th	

After selecting the signals <Route Test Signal> activates the chosen test signals at the chosen test pins.

3.2.3 CLRC663 Low power card detection

The NFC Cockpit allows the configuration and test of the Low Power Card Detection (LPCD) of the CLRC663 as shown in Fig 17. The offered LPCD functionality depends on

AN11022

the detected board: The CLEV6630A offers the CLRC66302 features, while the CLEV6630B offers the enhanced LPCD features of the CLRC66303 (CLRC663 *plus*).

The LPCD parameter, which are used to define the LPCD performance (sensitivity versus robustness) can be entered manually, if needed (details refer to [1]).

Otherwise the standby time can be entered and the LPCD can be started. During the LPCD being activated the CLRC663 does not react on any command, so only a detuning (-> place a card) or a Reset (press <Stop LPCD>) can end the LPCD mode.

gisters/EEProm access Operation	Type Cards LPCD Secondary Firmware Test Signal
XANA REG Read EEPROM	LPCD Configuration
egister address: 0x39 Write Register	LPCD Values
	IValue 0x28
	ivalue 0x20
nary	QValue 0x17
000000A Write Operation	Auto Calibration 🔻
Single bit	LPCD Operation
	StandBy Time 200 ms
····/···/	
EEPROM Single Byte Access Load EEProm RF Field Control	Stop LPCD
Data 0x00 Write EEPROM Dump EEProm Rf Field On Rf Field Off Rf Field Reset	
og Monitor	
017.01.05 17:00:44]:INFO:RegistersService_RC663:Read Register DRVCON_REG@0x2A. Value=0x11 017.01.05 17:01:03]:INFO:RFProtocolTuningService_RC663:Load protocol RM_A_106	
017.01.05 17:01:03]:INFO:TypeACardViewModel:RM_A_106 Protocol loaded successfully.	
017.01.05 17:01:04):INFO:RegistersService_RC663:Read Register DRVCON_REG@0x2A. Value=0x11 017.01.05 17:01:09):INFO:RegistersService_RC663:Read Register DRVMOD_REG@0x28. Value=0x8E	
017.01.05 18:17:29):INFO:RegistersService_RC663:Read Register RCV_REG@0x38. Value=0x12 017.01.05 18:17:39):INFO:RegistersService_RC663:Read Register RXANA_REG@0x39. Value=0x0A	
017.01.05 18:27:28]:INFO:TestBusService_RC663:Analog Signal Routed Value = 18 :: Status = SUCCESS	
017.01.05 18:27:28]:INFO:TestBusService_RC663:Digital Signal Routed Value = 4 :: Status = SUCCESS 017.01.05 18:31:27]:INFO:LPCDRC663ViewModel:Performing Lpcd()	
017.01.05 18:31:32]:INFO:LPCDServiceRC663:Performing Hard Reset of IC to stop LPCD Loop 017.01.05 18:31:32]:INFO:LPCDRC663ViewModel:LPCD Status : HALABORTED	
017.01.05 16:31:32[:INFO:LPCDRc663ViewModel:Performing Lpcd()	
J VCOM_RC663 @\\\COM: → Close Port Soft Reset Help - State	us: Put a card to exit from LPCD (Within 60 seconds)
VCOM_RC663 @\\\COM: - Close Port Soft Reset Help - State	us: Fut a card to exit from LFCD (within ou seconds)

Note: The NFC Cockpit automatically stops the LPCD after 60 seconds.

3.2.4 Secondary Firmware options: EMVCo Loopback application

The NFC Cockpit offers the option to flash ("load") and start applications into the LPC μ C. The default application is an EMVco Loopback function, but other samples are provided within the NFC Cockpit delivery package.

Each application can be easily flashed into the LPC by pressing the <Load Secondary Firmware>. The application then defines the user commands, as indicated in the NFC Cockpit.

The Fig 18 shows the default with the EMVCo Loopback which can be started and stopped.

gisters/EEProm access	peration	Type Cards LPCD Secondary Firmware Test Signal	
ANA_REG	EEPROM	Secondary Firmware Task List	
gister address: 0x39 Write	Register	Secondary Himmaile Task Else	
	-	Load Secondary Firmware	
selection:	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
		EMVCo Lo Start Secondary Firmware	
00000A			
/rite Operation			
All bits	WMID_R_SEL REU REU_HPCF		
Single bit	VMID_R_SE REU REU RCV_GAN		
EPROM Single Byte Access			
Address 0x00000000 Read EEPROM	Load EEProm RF Field Control		
Data 0x00 Write EEPROM	Dump EEProm		
g Monitor			
17.01.05 17:01:03]:INFO:RFProtocolTuningSe			
	663:Read Register DRVCON_REG@0x2A. Value=0x11		
	663:Read Register DRVMOD_REG@0x28. Value=0x8E 663:Read Register RCV_REG@0x38. Value=0x12		
17.01.05 18:17:39]:INFO:RegistersService_RC	663:Read Register RXANA_REG@0x39. Value=0x0A 53:Analog Signal Routed Value = 18 :: Status = SUCCESS		
17.01.05 18:27:28]:INFO:TestBusService_RC6	53:Digital Signal Routed Value = 4 :: Status = SUCCESS		
17.01.05 18:31:27]:INFO:LPCDRC663ViewMo 17.01.05 18:31:32]:INFO:LPCDServiceRC663:F	del:Performing Lpcd() Performing Hard Reset of IC to stop LPCD Loop		
17.01.05 18:31:32]:INFO:LPCDRC663ViewMo 17.01.05 18:32:23]:INFO:LPCDRC663ViewMo	del:LPCD Status : HAL,ABORTED		
17.01.05 18:32:43]:INFO:LPCDRC663ViewMo			
VCOM_RC663 @\\.\COM: - Close P	ort Soft Reset Help - IN	FO: LPCD Status : SUCCESS	

Fig 18. NFC Cockpit with EMVCo Loopback App

Application note COMPANY PUBLIC

4. First time use

Make sure the LPC1769 is flashed with the correct Secondary FW (default after delivery). Check [5] in case, the CLEV663 had been used with customized code before, and the proper secondary firmware has to be flashed.

4.1 Jumper settings

The default jumper settings allow a direct use with the USB connector only. This might show limited performance due to a current limitation on the USB host. So for real performance measurements the external power supply should be used.

4.1.1 USB only

The jumper settings as shown in Fig 10 provide the default settings, using only USB for power supply (no external supply required).

4.1.2 External power supply

For the use of an external power supply the jumper J101 must be changed as shown in Fig 11.

The external power supply must provide a voltage level of $V_{ext} = 7... 12V$ with 500mA.


For some of the analog tests (i.e. measuring ITVDD) it might be useful to only power the TVDD supply externally. This can be done using the jumper JP300, as shown in Fig 19.

Either the jumper can be replaced with a DC ampere meter to measure the ITVDD, or an external 5Vdc power supply can be directly connected to the center pin of JP300.

Note: Several GND pins are provided on the board. They all are connected to the same GND plane.

Application note

AN11022 CLRC663 Evaluation board



5. Managing the CLRC663 SW projects with MCUXpresso IDE

The CLRC663 SW projects are delivered in a *NFC Reader Library for CLRC663* package available through product page or trough DocStore in case of Export controlled version. Example projects can be build and run with MCUXpresso IDE.

The MCUXpresso IDE is a low-cost highly integrated software development environment for NXP's LPC microcontrollers and includes all the tools necessary to develop highquality software solutions in a timely and cost effective fashion. MCUXpresso IDE is based on Eclipse and has many enhancements to simplify development with NXP LPC microcontrollers. It also features the industry-standard GNU tool chain, with a choice of a proprietary optimized C library or the standard "Newlib" library. The MCUXpresso IDE can build an executable of any size with full code optimization.

AN11022

Designed for simplicity and ease of use, the MCUXpresso IDE provides software engineers a guick and easy way to develop their applications.

This tool can freely be downloaded from the MCUXpresso website [8]. Before one can download the software, it is necessary to create an account. Creating an account is free.

5.1 Development environment

To use CLEV663 prepared software package all components listed in the Table 1 are required.

Table 1. Development E	Environment	
ltem	Version	Description
CLEV6630A / CLEV6630B	1.0 or higher	CRC663 Customer Evaluation board (hardware)
LPC-Link 2	1.0	Standalone debug adaptor (hardware)
MCUXpresso IDE	10.0.0 or higher	Development IDE (PC software)

Table 1 Devale _

5.2 Installation procedure of the MCUXpresso IDE

The MCUXpresso IDE is installed into a single directory, of your choice. Unlike many software packages, the MCUXpresso IDE does not install or use any keys in the Windows Registry, or use or modify any environment variables (including PATH), resulting in a very clean installation that does not interfere with anything else on your PC. Should you wish to use the command-line tools, a command file is provided to set up the path for the local command window.

Multiple versions can be installed simultaneously without any issues.

The installation starts after double-clicking the installer file.

Application note

AN11022

Setup - MCUXpresso IDE
Windows may issue warnings when installing drivers that the IDE requires. These include drivers from Jungo Connectivity, PE Micro, and SEGGER as well as NXP. If prompted, please allow these drivers to be installed.
Image: WXP LPC-Link1 Debug drivers Image: WXP LPC-Link1 Debug drivers Image: WXP LPC-Link1 Debug drivers
10.0.0_344

Make sure, the checkbox for installing the NXP debug drivers is activated.

During the installation, the user will be asked to install some required drivers. The installation of these drivers shall be accepted.

	Would you like to install this device software? Name: Philips (NXP) Universal Serial Bus contr Publisher: NXP Semiconductors USA. Inc.	
	Always trust toftware from "NKP Semiconductors USA. Inc.". Vou should only install driver software from publishers you trust. <u>How can I decide which device</u> software is safe to install?	
Fig 21. Windows		

After the setup wizard, has finished, the newly installed IDE can be launched.

Application note

CLRC663 Evaluation board

AN11022



5.3 Importing provided SW example projects

The use of quick start panel provides rapid access to the most commonly used features of the MCUXpresso IDE. Quickstart panel allows easy import projects, create new projects, build and debug projects.

The sequence of installing the software projects is indicated:

- Start the MCUXpresso IDE.
- Open new or dedicated workspace
- Select the option "Import project(s)" (see picture below).
- Browse the zip archive.
- MCUXpresso IDE unzips the software package.
- The software package is ready for use.

CLRC663 Evaluation board

AN11022



In the Quickstart panel on the left-hand side, choose "Import projects(s)".

Import project(s) from file Select the examples archive fi	-			
Projects are contained within a project archive or root director wish to import, and press <fini Project archives for LPCOpen a</fini 	y and press <next> sh>.</next>	 On the next page, 		
Project archive (zip)				
Archive				Browse
Project directory (unpacked) Root directory LPCOpen LPCOpen is the recommended MCUXpresso IDE includes the button in the Project archive (Alternatively, press the button Browse LPCOpen resources o	LPCOpen package: zip) section, above below to Browse t	s which can be impo , and navigating to	orted directly by pre the Examples/LPCO	essing the Browse pen directory.
		Next >		

Browse the desired package and click "Next".

AN11022

Select a directory to search for existing Eclipse projects. Projects: 	
ApiDocumentation (ApiDocumentation/) Select All DAL (DAL/) FreeRTOS (/reeRTOS/) FreeRTOS (/reeRTOS/) Ipc.board_nxp_lpcxpresso_1769 (lpc_board_nxp_lpcxpresso_1769/) C [pc_chp_175x_6x (lpc_chp_175x_6x/) Refresh Wtcrdlib_SimplifiedAPLEMVCo (Ntcrdlib_SimplifiedAPLEMVCo_Analoo Ntcrdlib_SimplifiedAPLEMVCo_Analog (Ntcrdlib_SL_BasicDiscoveryLoop/) Ntcrdlib_SimplifiedAPLESO (NtcrdlibEx1_BasicDiscoveryLoop/) Intervention Options Copy projects into workspace Add project to working sets New Working sets Verticities	Projects:
V DAL (DAL/) V FreeRTOS (FreeRTOS) V Ipc_board_nxp_lpcxpresso_1769 (Ipc_board_nxp_lpcxpresso_1769/) V Ipc_chip_175x_6x (Ipc_chip_175x_6x/) V Ntcrdlib_SimplifiedAPLEMVCo (Ntcrdlib_SimplifiedAPLEMVCo) V Ntcrdlib_SimplifiedAPLEMVCo (Ntcrdlib_SimplifiedAPLEMVCo) V Ntcrdlib_SimplifiedAPLEMVCo (Ntcrdlib_SimplifiedAPLEMVCo) V Ntcrdlib_SimplifiedAPLS Vorking sets New Working sets: Versing sets: Add project to working sets: v Vorking sets: Versing sets:	
FreeRTOS (FreeRTOS/) Ice.beard_nxp.jpcxpresso_1769 (ipc.board_nxp.jpcxpresso_1769/) Ipc.choj.j75x_6x (ipc.choj.j75x_6x/) Refresh V. Mtcrdlib_SimplifiedAPI_EMVCo_Analog (Ntcrdlib_SimplifiedAPI_EMVCo/) Ntcrdlib_SimplifiedAPI_SO(Ntcrdlib_SimplifiedAPI_SO/) V. Mtcrdlib_SimplifiedAPI_EMVCo_Analog (Ntcrdlib_SimplifiedAPI_SO/) Ntcrdlib_SimplifiedAPI_SO (Ntcrdlib_SimplifiedAPI_SO/) V. Mtcrdlib_SimplifiedAPI_SO (Ntcrdlib_SimplifiedAPI_SO/) Ntcrdlib_SimplifiedAPI_SO (Ntcrdlib_SimplifiedAPI_SO/) V. Mtcrdlib_SimplifiedAPI_SO (Ntcrdlib_SimplifiedAPI_SO/) NtcrdlibS1_BasicDiscoveryLoop/) Vorking sets III Working sets New Working sets Select.	
V Ipc_board_nxp_lpcxpresso_1769 (Ipc_board_nxp_lpcxpresso_1769/) Refresh V Ipc_chip_175x_6x (Ipc_chip_175x_6x) Ntrodib_SimplifiedAPLEMVCo/) V Ntrodib_SimplifiedAPLEMVCo_Analog (Ntrodib_SimplifiedAPLEMVCo_Analo) Ntrodib_SimplifiedAPLSO (Ntrodib_SimplifiedAPLSO/) V Ntrodib_SimplifiedAPLSO (Ntrodib_SimplifiedAPLEMVCo_Analo) Ntrodib_SimplifiedAPLSO (Ntrodib_SimplifiedAPLSO/) V Ntrodib_SimplifiedAPLSO (Ntrodib_SimplifiedAPLSO) Vitedib_SimplifiedAPLSO (Ntrodib_SimplifiedAPLSO) V Ntrodib_SimplifiedAPLSO Ntrodib_SimplifiedAPLSO V Ntrodib_SimplifiedAPLSO Ntrodib_SimplifiedAPLSO V Ntrodib_SimplifiedAPLSO Ntrodib_SimplifiedAPLSO Vorting sets New Working sets Vex Vorking sets Vex	
Ntcrdlib_SimplifiedAPLEMVCo (Ntcrdlib_SimplifiedAPLEMVCo, Analog (Ntcrdlib_SimplifiedAPLEMVCo_Analog (Ntcrdlib_SimplifiedAPLISO/) Ntcrdlib_SimplifiedAPLISO (Ntcrdlib_SL_BasicDiscoveryLoop/) Ntcrdlib_SL_BasicDiscoveryLoop (Ntcrdlib_SL_BasicDiscoveryLoop/) Options Options Add project to workspace Working sets Add project to working sets Vorking sets	Ipc_board_nxp_lpcxpresso_1769 (lpc_board_nxp_lpcxpresso_1769/) Refresh
Add project to working sets Working sets: Select 	Vfcrdlib_SimplifiedAPLJSO (Ntcrdlib_SimplifiedAPLJSO/) VfcrdlibEx1_BasicDiscoveryLoop (NtcrdlibEx1_BasicDiscoveryLoop/)
Working sets:	Working sets
	Add project to working sets New
(7) < Back Next > Finish Cancel	Working sets: Select.
	Cancel

For a working demo project, you need to import at least four sub projects. One example project, the NFC Reader Library, FreeRTOS, one chip library and one board library.

When the import process has finished one can start browsing the code.

5.4 Building projects

Building projects in a workspace is a simple case of using the Quickstart Panel - 'Build all projects'. Alternatively, a single project can be selected in the "Project Explorer View" and built separately. Note that building a single project may also trigger a build of any associated library projects.

The project can be built as shown in the Fig 26.

Application note

Γ

AN11022

ApiDocument	ation	
🛛 🗁 DAL		
FreeRTOS		
🛛 🖗 🖉 lpc_board_nxp	o_lpcxpresso_1769	
Ipc_chip_175x	_6x	
Description of the second s	olifiedAPI_EMVCo	
Nfcrdlib_S S	New	+
D Store Nfcrdlib_S	Go Into	
NfcrdlibEx		
NfcrdlibEx	Open in New Window	
🛛 🖉 NfcrdlibE 🗎	Сору	Ctrl+C
🕞 🐸 NfcrdlibE 💼	Paste	Ctrl+V
🕞 🖾 NfcrdlibE X	Delete	Delete
NfcrdlibEx	Source	
NfcrdlibEx	Move	
NfcrdlibEx	Rename	F2
🛛 🖉 NfcrdlibE	Import	
NfordlibTe	Export	
U Quickstart Pa	Build Project	
	Clean Project	
ΜCUX	Refresh	F5
	Class Desired	

As a part of the build output, the binary for the "User Flash" file is created. This binary file can also be used to update LPC1769 User Flash via USB mass storage interface.


Project Explorer 🛛 🚼 Peripherals+ 🕮 Registers 🖾 Symbol
▶
Ipc_board_nxp_lpcxpresso_1769
▷ ²⁵ Ipc_chip_175x_6x
» Stordlib_SimplifiedAPI_EMVCo
» Stordlib_SimplifiedAPI_EMVCo_Analog
Mfcrdlib_SimplifiedAPI_ISO
MfcrdlibEx1_BasicDiscoveryLoop
Binaries
VfcrdlibEx1_BasicDiscoveryLoop.axf - [arm/le]
Includes
DAL
DebugLPC1769
Fig 27. Figure title here

The project settings, compiler and link flags can be changed in the project properties dialog. To open the project properties dialog, select appropriate project in the "Project Explorer View" and click "Edit 'selected-project' project settings".

5.5 Running and debugging a project

This description shows how to run the "*NfcrdlibEx1_CasicDiscoveryLoop*" example application for the CLEV6630A / CLEV6630B evaluation development board. The same basic principles will apply for all other examples. In cases where example will need additional configuration this will be detailed described in the example description.

Initially CLEV6630A / CLEV6630B evaluation board needs to be connected to the computer via LPC-Link 2, as shown in Fig 28.



When debug is started, the program is automatically downloaded to the target and it's programmed to the LPC1769 flash memory; a default breakpoint is set on the first instruction in *main()*, the application is started (by simulating a processor reset), and code is executed until the default breakpoint is hit.

To start debugging your application on the CLEV6630A / CLEV6630B, simply highlight the project in the Project Explorer and then in the *Quickstart Panel* click Debug, as shown in Fig 29. The MCUXpresso IDE will first build application, flash application binary and then will start debug session.


AN11022


AN11022

CLRC663 Evaluation board

CLRC663 Evaluation board

AN11022






Select "LPC-Link 2" as a debug probe.

Application note

AN11022

	nnect to target: LPC1769 probe found. Select the probe to us	e:			
Av	ailable attached probes				
	Name	Serial number/ID	Type	Manufac	IDE Debug Mode
X	LPC-LINK2 CMSIS-DAP V5.182	D2G2ITKW	LinkServer	NXP Semic	Non-Stop
-	pported Probes (tick/untick to enab MCUXpresso IDE LinkServer (inc. C				
V	P&E Micro probes	MSIS-DAP) probes			
	SEGGER J-Link probes				
Pro	be search options				
Se	earch again				
R	emember my selection (for this Lau	Inch configuration)			
?)			OK	Cancel


After successful software upload, the execution of the project starts immediately, but might halt at the initial breakpoint. To resume execution, please click the resume button.



In the console window application debug outputs of the execution can be seen.


CLRC663 Evaluation board

AN11022



After the execution has reached the end of the main function please click the Terminate button to stop the execution. Otherwise rerun of the project will be possible.

Buttons in the debug toolbar provide next functionalities:



6. Associated projects

All example projects are available for download at the CLRC663 product page in the documents section and are being distributed in one single file.

After downloading the zip file unzip it and run the installer. The installer makes a copy of all documents and SW on the hard disk.

By default, the projects are preconfigured to be run on the CLEV6630A / CLEV6630B evaluation board. This is defined by preprocessor directive PHDRIVER_LPC1769RC663_B0ARD (properties-> settings->preprocessor) and by defining appropriate macro in "../intfs/ph_NxpBuild_App.h".

//#define NXPBUILD__PHHAL_HW_PN5180
#define NXPBUILD__PHHAL_HW_RC663

Running the projects with, or without FreeRTOS

6.1 Example 1 – Basic Discovery Loop

The Discovery Loop is the entry point when starting to communicate with an NFC tag or device. It scans the close environment for tags and devices of different technologies.

Example is implemented to work in POLL and LISTEN mode of the discovery loop. Information (like UID, SAK, and Product Type for MIFARE product-based cards) of the detected tags are printed out and it also prints information when it gets activated as a target by an external initiator/reader. Whenever multiple technologies are detected, example select first detected technology and resolve it.


In passive poll mode, Low Power Card Detection (LPCD) is enabled.

AN11022

CLRC663 Evaluation board

CLRC663 Evaluation board

AN11022



The core function of this example is "*BasicDiscoveryLoop_Demo()*", where initialization of the NFC Reader library and polling for NFC technologies is implemented. After each polling loop, application is checking polling result and printout information about the detected tags or devices.

This example is using default DiscoveryLoop configuration, which enables all supported technologies and it is limited to one device for each technology.

Table 2. Supported technologies

ISO14443P3A	ISO15693- SLI	FeliCa	TYPEF_TARGET_PASSIVE
ISO14443P4A	ISO18000P3M3	TYPEA_TARGET_PASSIVE	TYPEF_TARGET_ACTIVE
ISO18092MPI	ISO14443P3B	TYPEA_TARGET_ACTIVE	

6.2 Example 2 – Advanced Discovery Loop

Additionally, to Example 1 the Advanced Discovery Loop example explains the different configuration options of the Discovery Loop and configure DiscoveryLoop with default values based on the interested profile, NFC or EMVCo.

The configuration of the "DiscoveryLoop" is implemented in "LoadProfile()" function.

6.3 Example 4 – MIFARE Classic

This example demonstrates how to configure "DiscoveryLoop" to poll for only one technology and how to resolve detected card, in this example MIFARE Classic is used.

Once MIFARE Classic card is activated, application printout information like UID, ATQA and SAK and perform the authentication with MIFARE Classic card default key. After successful authentication, basic read/write operations are implemented.

This example is good start in case of working with only one card or to see how to manage MIFARE Classic cards.

6.4 Example 5 - ISO15693

Similar to the previous example, this one is also using only one technology, in that case ISO15693. "*DiscoveryLoop*" is configured to resolve only one device and in the example it is shown how to change Tx Guard Time for T5T cards, this is implemented in "phApp_Init()" function.

Once ICODE SLI is resolved and activated, application printout card information like type of the card and UID, and it will read and write from/to the memory block.

This example is good start in case of working with only one card or to see how to manage ISO15693 type of the cards.

For a much more extensive example, demonstrating the use of ISO/IEC 15693 and ISE/IEC 18000-3 Mode 3 tags (ICODE SLI and ICODE ILT). In order to assure ICODE SLI and ILT detection please check HAL digital delay define settings as described in chapter 4.

6.5 Example 7 – EMVCo Polling

The EMVCo Polling example it is demonstrated how to configure NFC Reader Library as specified by EMVCo specifications and starts polling for EMVCo cards.

Once an EMVCo compatible card is resolved and activated, it demonstrates the exchange of APDU commands. This example shall help the developers getting started more quickly when working with EMVCo cards.

6.6 Example 9 – NTAG-I2C

The NTAG-I2C example demonstrates the use of special features which are supported by NTAG-I2C. By using POLL mode of the discovery loop, example detect the NTag I2C cards and displays detected tag information like UID, ATQA, SAK, Version info and perform "*Page Read*" and "*PageWrite*" commands.

For more details about the NTAG-I2C and its functionalities please consult the related product page.

6.7 Example 10 – MIFARE DESFire

The MIFARE DESFire example demonstrates how to use MIFARE DESFire EV1 cards.

Once MIFARE DESFire card is resolved and activated, it displays MIFARE DESFire applications created by this example previously and it displays 32bit signed integer which is incremented after each successful detection of tag.

In case no application is present on the tag, new application will be created with two new files to hold NXPNFCRDLIB version used to create this application and another file to hold 32bit signed integer.

Note: This example including the required modules of the NFC Reader Library is only available via NXP Docstore.

6.8 Example 11 – ISO10373 PCD

This example is used to perform ISO 10373-6 PCD compliance validation. This example has to be executed in the DUT which has an ISO 14443 based PCD implementation. The ISO 10373-6 test methods verifies the compliance to the ISO 14443 protocols. An external tool like Micropross MP300 implements the test methods for the ISO 10373-6 and is used as the counterpart for this testing.

6.9 Test Example 12 – RC663LPCD

This example is a test suite application to test CLRC663 LPCD. This test suite contains test cases for CLRC663 HAL LPCD under different conditions. Test Cases comprises of combinations of Digital Filter, Charge Pump and Detection Options. The scenarios/combinations are as follows:

- Scenarios 1 ==> Digital Filter: Disabled; Charge Pump: Enabled; Detection Option: NA
- Scenarios 2 ==> Digital Filter: Disabled; Charge Pump: Disabled; Detection Option: NA
- Scenarios 3 ==> Digital Filter: Enabled; Charge Pump:
 Disabled; Detection Option: Option 1
- Scenarios 4 ==> Digital Filter: Enabled; Charge Pump: Disabled; Detection Option: Option 2
- Scenarios 5 ==> Digital Filter: Enabled; Charge Pump: Enabled;
 Detection Option: Option 1

AN11022

- Scenarios 6 ==> Digital Filter: Enabled; Charge Pump: Enabled;
 Detection Option: Option 2
- Scenarios 7 ==> In this scenario, the Calibration is performed with the load on the antennae and the load is removed during Lpcd Loop from the Antennae.

<u>Note</u>: Not all of the offered LPCD functions might work with the used CLRC66302 (in case of using the CLEV6630A).

6.10 Simplified API EMVCo

This application will configure Reader Library as per EMVCo specification and start EMVCo polling. This loop back application will send SELECT_PPSE command and is used to test EMVCo.3.1a(L1) digital compliance. Simplified approach, after library initialization, is using only three commands:

- phNfcLib_Activate()
- phNfcLib_Transmit()
- phNfcLib_Receive()

6.11 Simplified API EMVCo Analog

This example contains three mode of operations within itself for the user to choose as below.

- EMVCo LoopBack Application
- Trans send Type A application
- Trans send Type B application

Above Application modes are used to perform EMVCo2.6(L1) Analog compliance validation.

6.12 Simplified API ISO

This example is a reference application to demonstrate the usage of Simplified API with ISO profile. Application contains example of Type A Layer 4, Type B Layer 4, MIFARE DESFire, MIFARE Ultralight, MIFARE Classic, ISO5693 and ISO18000p3m3.

Example demonstrates how to use simplified API, which require, after successful library initialization, only three commands:

- phNfcLib_Activate()
- phNfcLib_Transmit()
- phNfcLib_Receive()

7. References

- [1] http://www.nxp.com/products/:CLRC66303HN
- [2] CLRC663 datasheet
- [3] AN11019 CLRC663, MFRC630, MFRC631, SLRC610 Antenna Design Guide
- [4] AN11145 CLRC663, MFRC631, MFRC 630, SLRC610 Low Power Card Detection
- [5] AN11021 CLRC663, MFRC631, MFRC630, SLRC610 Software Design Guide for NXP®RDLib
- [6] http://www.nxp.com/pages/:NFC-READER-LIBRARY
- [7] MCUXpresso Integrated Development Environment (IDE) <u>http://www.nxp.com/products/software-and-tools/ run-time-software/mcuxpresso-software-and-tools/mcuxpresso-integrated-development-environment-ide:MCUXpresso-IDE</u>

AN11022

Application note

8. Legal information

8.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

8.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

8.3 Licenses

Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

8.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

MIFARE - is a trademark of NXP B.V.

MIFARE Classic — is a trademark of NXP B.V.

MIFARE Ultralight — is a trademark of NXP B.V.

DESFire — is a trademark of NXP B.V.

Application note

9. List of figures

Fig 1.	CLEV6630B Customer Evaluation Board5
Fig 2.	CLEV6630B top view5
Fig 3.	LPC17696
Fig 4.	JTAG interface and Serial EEPROM7
Fig 5.	Power supply8
Fig 6.	CLEV6630A / CLEV6630B jumpers9
Fig 7.	CLEV6630A / CLEV6630B CLRC66310
Fig 8.	CLEV6630B antenna circuit11
Fig 9.	CLEV6630A / CLEV6630B antenna tuning 12
Fig 10.	CLEV6630A / CLEV6630B default jumper settings
Fig 11.	CLEV6630A / CLEV6630B jumper settings for external power supply14
Fig 12.	NFC Cockpit VCOM driver15
Fig 13.	NFC Cockpit Initial view with CLRC663
	evaluation board16
Fig 14.	NFC Cockpit with CLEV6630A / CLEV6630B:
	Activation of a MIFARE DESFire EV1 card + Get Version
Fig 15.	CLRC663 register access
Fig 16.	CLRC663 analog and digital test signals
Fig 17.	CLRC663 LPCD
Fig 18.	NFC Cockpit with EMVCo Loopback App21
Fig 19.	CLEV6630A / CLEV6630B jumper settings with
	external TVDD
Fig 20.	Check box for NXP debug drivers25
Fig 21.	Windows security dialog25
Fig 22.	MCUXpresso IDE26
Fig 23.	Importing project (1)27
Fig 24.	Importing project (2)27
Fig 25.	Importing project (3)28
Fig 26.	Building the project29
Fig 27.	Figure title here29
Fig 28.	CLEV6630B with LPC-Link 230
Fig 29.	Launch debug session31
Fig 30.	Successful compile31
Fig 31.	Select the launch configuration32
Fig 32.	Debug project
Fig 33.	Application printouts in Console window33
Fig 34.	Debug Buttons
Fig 35.	Defining RTOS preprocessor symbols
Fig 36.	Discovery Loop in Poll mode35

10. Contents

1.	Introduction3
1.1	CLRC663 registers and EEPROM concept3
1.2	CLEV6630A / CLEV6630B concept
2.	Hardware4
2.1	Hardware introduction4
2.2	Schematics5
2.2.1	LPC17696
2.2.2	Power supply7
2.2.3	CLRC6639
2.3	Jumper settings12
3.	Software14
3.1	LPC Firmware and Driver14
3.1.1	LPC Firmware installation15
3.1.2	LPC Driver installation15
3.2	NFC Cockpit16
3.2.1	CLRC663 Register access18
3.2.2	CLRC663 analog and digital test signals19
3.2.3	CLRC663 Low power card detection19
3.2.4	Secondary Firmware options: EMVCo Loopback
	application20
4.	First time use
4.1	Jumper settings22
4.1.1	USB only22
4.1.2	External power supply22
5.	Managing the CLRC663 SW projects with
	MCUXpresso IDE23
5.1	Development environment24
5.2	Installation procedure of the MCUXpresso IDE 24
5.3	Importing provided SW example projects26
5.4	Building projects28
5.5	Running and debugging a project
6.	Associated projects
6.1	Example 1 – Basic Discovery Loop
6.2	Example 2 – Advanced Discovery Loop
6.3	Example 4 – MIFARE Classic
6.4	Example 5 - ISO1569336

6.5	Example 7 – EMVCo Polling	36
6.6	Example 9 – NTAG-I2C	37
6.7	Example 10 – MIFARE DESFire	37
6.8	Example 11 – ISO10373 PCD	37
6.9	Test Example 12 – RC663LPCD	37
6.10	Simplified API EMVCo	38
6.11	Simplified API EMVCo Analog	38
6.12	Simplified API ISO	38
7.	References	39
7. 8.	References Legal information	
	Legal information	40
8.		40 40
8. 8.1	Legal information Definitions	40 40 40
8. 8.1 8.2	Legal information Definitions Disclaimers	40 40 40 40
8. 8.1 8.2 8.3	Legal information Definitions Disclaimers Licenses	40 40 40 40 40

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2018.

For more information, visit: http://www.nxp.com

All rights reserved.

Date of release: 28 May 2018 205915 Document identifier: AN11022

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RFID Transponder Tools category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

 SP-MX-08-HF-M2
 V700-A43 10M
 WF-SM-30
 V700-A44 20M
 V680-A60 2M
 WS02-CFSC1-EV3
 V680-A60 5M
 V680

 HAM91
 V680-A60 10M
 V700-A46 50M
 V680S-HMD66-ETN
 MEDP-MF-RFID-R10
 ST25-TAG-BAG-U
 MIKROE-3644
 MIKROE-2395

 1482
 MIKROE-2462
 2800
 2802
 X-NUCLEO-NFC05A1
 359
 360
 361
 362
 363
 365
 3781
 789
 884
 4032
 4033
 4043
 4429
 4701

 AS3980-QF_DK_ST
 AS3930
 DEMOSYSTEM
 AS3953-DK-TAGS
 ATARFID-EK1
 ATARFID-EK2
 EVB90109
 MIKROE-3659
 MIKROE-3659

 3971
 MIKROE-4208
 MIKROE-1434
 MIKROE-1475
 MIKROE-1726
 MIKROE-262
 MIKROE-4309