Product short data sheet

1 General description

The 33771 is a SMARTMOS lithium-ion battery cell controller IC designed for automotive applications, such as hybrid electric (HEV) and electric vehicles (EV) along with industrial applications, such as energy storage systems (ESS) and uninterruptible power supply (UPS) systems.


The device performs ADC conversions of the differential cell voltages and current, as well as battery coulomb counting and battery temperature measurements. The information is digitally transmitted through the Serial Peripheral Interface (SPI) or Transformer Isolation (TPL) to a microcontroller for processing.


2 Features

- 9.6 V ≤ V_{PWR} ≤ 61.6 V operation, 75 V transient
- 7 to 14 cells management
- Isolated 2.0 Mbps differential communication or 4.0 Mbps SPI
- · Addressable on initialization
- 0.8 mV maximum total voltage measurement error
- Synchronized cell voltage/current measurement with coulomb count
- · Total stack voltage measurement
- · Seven GPIO/temperature sensor inputs
- 5.0 V at 5.0 mA reference supply output
- Automatic over/undervoltage and temperature detection routable to fault pin
- Integrated sleep mode over/undervoltage and temperature monitoring
- Onboard 300 mA passive cell balancing with diagnostics
- Hot plug capable
- · Detection of internal and external faults, as open lines, shorts, and leakages
- · Designed to support ISO 26262, up to ASIL D safety system
- Fully compatible with the MC33772 for a maximum of six cells
- Qualified in compliance with AEC–Q100



3 Simplified application diagram





4 Applications

- Automotive: 48 V and high-voltage battery packs
- · E-bikes, e-scooters
- Energy storage systems
- Uninterruptible power supply (UPS)

5 Ordering information

5.1 Part numbers definition

MC33771B x y z AE/R2

Table 1. Part number breakdown

Code	Option	Description
V	S	x = S (SPI communication type)
X	Т	x = T (TPL communication type)
	Α	y = A (Advanced)
У	В	y = B (Basic)
	Р	y = P (Premium)
Z	1	z = 1 (7 to 14 channels)
	2	z = 2 (7 to 8 channels)
	AE	Package suffix
	R2	Tape and reel indicator

5.2 Part numbers list

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to http://www.nxp.com.

Table 2. Advanced orderable part table

Temperature range is −40 to 105 °C Package type is 64-pin LQFP-EP

Orderable part	Number of channels	OV/UV	Precision GPIO as temperature channels and OT/UT	Current channel or coulomb count
SPI communication	protocol			
MC33771BSA1AE	7 to 14	Yes	Yes	No
MC33771BSA2AE	7 to 8	Yes	Yes	No
TPL differential cor	nmunication proto	ocol		,
MC33771BTA1AE	7 to 14	Yes	Yes	No
MC33771BTA2AE	7 to 8	Yes	Yes	No

Table 3. Basic orderable part table

Temperature range is −40 to 105 °C Package type is 64-pin LQFP-EP

Orderable part	Number of channels	OV/UV	Precision GPIO as temperature channels and OT/UT	Current channel or coulomb count
SPI communication	protocol			
MC33771BSB1AE	7 to 14	Yes	No	No
MC33771BSB2AE	7 to 8	Yes	No	No
TPL differential com	munication protoc	ol		
MC33771BTB1AE	7 to 14	Yes	No	No
MC33771BTB2AE	7 to 8	Yes	No	No

Table 4. Premium orderable part table

Temperature range is −40 to 105 °C Package type is 64-pin LQFP-EP


Orderable part	Number of channels	OV/UV	Precision GPIO as temperature channels and OT/UT	Current channel or coulomb count
SPI communication	protocol			
MC33771BSP1AE	7 to 14	Yes	Yes	Yes
MC33771BSP2AE	7 to 8	Yes	Yes	Yes
TPL differential com	munication protoc	ol		
MC33771BTP1AE	7 to 14	Yes	Yes	Yes
MC33771BTP2AE	7 to 8	Yes	Yes	Yes

MC33771BSDS

All information provided in this document is subject to legal disclaimers.

6 Pinning information

6.1 Pinout diagram



6.2 Pin definitions

Table 5. Pin definitions

Number	Name	Function	Definition
1	VPWR2	Input	Power input to the 33771
2	VPWR1	Input	Power input to the 33771
3	CT_14	Input	Cell pin 14 input. Terminate to LPF resistor.
4	CB_14	Output	Cell balance driver. Terminate to cell 14 cell balance load resistor.
5	CB_14:13_C	Output	Cell balance 14:13 common. Terminate to cell 14 and 13 common pin.
6	CB_13	Output	Cell balance driver. Terminate to cell 13 cell balance load resistor.
7	CT_13	Input	Cell pin 13 input. Terminate to LPF resistor.
8	CT_12	Input	Cell pin 12 input. Terminate to LPF resistor.

MC33771BSDS

All information provided in this document is subject to legal disclaimers.

Number	Name	Function	Definition
9	CB_12	Output	Cell balance driver. Terminate to cell 12 cell balance load resistor.
10	CB_12:11_C	Output	Cell balance 12:11 common. Terminate to cell 12 and 11 common pin.
11	CB_11	Output	Cell balance driver. Terminate to cell 11 cell balance load resistor.
12	CT_11	Input	Cell pin 11 input. Terminate to LPF resistor.
13	CT_10	Input	Cell pin 10 input. Terminate to LPF resistor.
14	CB_10	Output	Cell balance driver. Terminate to cell 10 cell balance load resistor.
15	CB_10:9_C	Output	Cell balance 10:9 common. Terminate to cell 10 and 9 common pin.
16	CB_9	Output	Cell balance driver. Terminate to cell 9 cell balance load resistor.
17	CT_9	Input	Cell pin 9 input. Terminate to LPF resistor.
18	CT_8	Input	Cell pin 8 input. Terminate to LPF resistor.
19	CB_8	Output	Cell balance driver. Terminate to cell 8 cell balance load resistor.
20	CB_8:7_C	Output	Cell balance 8:7 common. Terminate to cell 8 and 7 common pin.
21	CB_7	Output	Cell balance driver. Terminate to cell 7 cell balance load resistor.
22	CT_7	Input	Cell pin 7 input. Terminate to LPF resistor.
23	CT_6	Input	Cell pin 6 input. Terminate to LPF resistor.
24	CB_6	Output	Cell balance driver. Terminate to cell 6 cell balance load resistor.
25	CB_6:5_C	Output	Cell balance 6:5 common. Terminate to cell 6 and 5 common pin.
26	CB_5	Output	Cell balance driver. Terminate to cell 5 cell balance load resistor.
27	CT_5	Input	Cell pin 5 input. Terminate to LPF resistor.
28	CT_4	Input	Cell pin 4 input. Terminate to LPF resistor.
29	CB_4	Output	Cell balance driver. Terminate to cell 4 cell balance load resistor.
30	CB_4:3_C	Output	Cell balance 4:3 common. Terminate to cell 4 and 3 common pin.
31	CB_3	Output	Cell balance driver. Terminate to cell 3 cell balance load resistor.
32	CT_3	Input	Cell pin 3 input. Terminate to LPF resistor.
33	CT_2	Input	Cell pin 2 input. Terminate to LPF resistor.
34	CB_2	Output	Cell balance driver. Terminate to cell 2 cell balance load resistor.

Number	Name	Function	Definition
35	CB_2:1_C	Output	Cell Balance 2:1 common. Terminate to cell 2 and 1 common pin.
36	CB_1	Output	Cell balance driver. Terminate to cell 1 cell balance load resistor.
37	CT_1	Input	Cell pin 1 input. Terminate to LPF resistor.
38	CT_REF	Input	Cell pin REF input. Terminate to LPF resistor.
39	SPI_COM_EN	Input	SPI communication enable, pin must be high for the SPI to be active
40	FAULT	Output	Fault output dependent on user defined internal or external faults. If not used, it must be left open.
41	CSB	Input	SPI chip select
42	SO	Output	SPI serial output
43	VCOM	Output	Communication regulator output. Decouple with 2.2 µF ceramic.
44	CGND	Ground	Communication decoupling ground. Terminate to GNDREF
45	RDTX_OUT-	I/O	Receive/transmit output negative
46	SCLK/RDTX_IN-	I/O	SPI clock or receive/transmit input negative
47	SI/RDTX_IN+	I/O	SPI serial input or receiver/transmit input positive
48	RDTX_OUT+	I/O	Receive/transmit output positive
49	GPIO0	I/O	General purpose analog input or GPIO or wake-up or fault daisy chain
50	GPIO1	I/O	General purpose analog input or GPIO
51	GPIO2	I/O	General purpose analog input or GPIO or conversion trigger
52	GPIO3	I/O	General purpose analog input or GPIO
53	GPIO4	I/O	General purpose analog input or GPIO
54	GPIO5	I/O	General purpose analog input or GPIO
55	GPIO6	I/O	General purpose analog input or GPIO
56	ISENSE+	Input	Current measurement input+
57	ISENSE-	Input	Current measurement input-
58	AGND	Ground	Analog ground, terminate to GNDREF
59	DGND	Ground	Digital ground, terminate to GNDREF
60	VANA	Output	Precision ADC analog supply. Decouple with ceramic 47 nF ceramic capacitor to AGND.
61	SCL	I/O	I ² C clock
62	SDA	I/O	I ² C data

Number	Name	Function	Definition
63	RESET	Input	RESET is an active high input. RESET has an internal pull down. If not used, it can be tied to GND.
64	GNDREF	Ground	Ground reference for device. Terminate to reference of battery cluster.
65	GNDFLAG	Ground	Device flag. Terminate to lowest potential of battery cluster.

7 General product characteristics

7.1 Ratings and operating requirements relationship

The operating voltage range pertains to the VPWR pins referenced to the AGND pins.

Table 6. Ratings vs. operating requirements

Fatal range	Handling range – no permanent failure				
Permanent failure might occur	Lower limited operating range No permanent failure, but IC functionality is not guaranteed	Normal operating range • 100 % functional	 Upper limited operating range IC parameters might be out of specification Detection of V_{PWR} overvoltage is functional 	Permanent failure might occur	
V _{PWR} < -0.3 V	7.6 V ≤ V _{PWR} < 9.6 V Reset range: -0.3 V ≤ V _{PWR} < 7.6 V	9.6 V ≤ V _{PWR} ≤ 61.6 V	61.6 V < V _{PWR} ≤ 75 V	75 V < V _{PWR}	

In both upper and lower limited operating range, no information can be provided about IC performance. Only the detection of V_{PWR} overvoltage is guaranteed in the upper limited operating range.

Performance in normal operating range is guaranteed only if there is a minimum of seven battery cells in the stack.

7.2 Maximum ratings

Table 7. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (rating)	Min	Max	Unit		
Electrical ratings						
VPWR1, VPWR2	Supply input voltage	-0.3	75	V		
CT14	Cell terminal voltage	-0.3	75	V		
VPWR to CT14	Voltage across VPWR1,2 pins pair and CT14 pin	-10	10.5	V		
CT _N to CT _{N-1}	Cell terminal differential voltage [1]	-0.3	6.0	V		
CT _{N(CURRENT)}	Cell terminal input current	_	±500	μΑ		
CB _N to CB _{N:N-1_C} CB _{N:N-1_C} to CB _{N-1}	Cell balance differential voltage	_	10	V		
CB _{N-1_C} to CTn-1	Cell balance input to cell terminal input	-10	+10	V		

MC33771BSDS

All information provided in this document is subject to legal disclaimers.

Symbol	Description (rating)	Min	Max	Unit
VISENSE	ISENSE+ and ISENSE– pin voltage	-0.3	2.5	V
VCOM	Maximum voltage may be applied to VCOM pin from external source	_	5.8	V
VANA	Maximum voltage may be applied to VANA pin	_	3.1	V
V_{GPIO0}	GPIO0 pin voltage	-0.3	6.5	V
V_{GPIOx}	GPIOx pins (x = 1 to 6) voltage	-0.3	VCOM + 0.5	V
V_{DIG}	Voltage I ² C pins (SDA, SCL)	-0.3	VCOM + 0.5	V
V _{RESET}	RESET pin	-0.3	6.5	V
V _{CSB}	CSB pin	-0.3	6.5	V
V _{SPI_COMM_EN}	SPI_COMM_EN	-0.3	6.5	V
V _{SO}	SO pin	-0.3	VCOM + 0.5	V
V _{GPIO5,6}	Maximum voltage for GPIO5 and GPIO6 pins used as current input	-0.3	2.5	V
FAULT	Maximum applied voltage to pin	-0.3	7.0	V
V_{COMM}	Maximum voltage to pins RDTX_OUT+, RDTX_OUT-, SI/RDTX_IN+, CLK/RDTX_IN-	-10.0	10.0	V
f _{SPI}	SPI frequency (SPI mode)	_	4.2	MHz
BR _{TPL}	Transformer communication bit rate (TPL mode)	1.9	2.1	Mbps
f _{TPL}	Transformer signal frequency (TPL mode)	3.8	4.2	MHz
V _{ESD}	ESD voltage Human body model (HBM) Charge device model (CDM) Charge device model corner pins (CDM)		±2000 ±500 ±750	V
V _{ESD}	ESD voltage (VPWR1, VPWR2, CTx, CBx, GPIOx, ISENSE+, ISENSE-, RDTX_OUT+, RDTX_OUT-, SI/RDTX_IN+, SCLK/ RDTX_IN-) Human body model (HBM)		±4000	V
V _{ESD}	ESD voltage (CTREF, CTx, CBx, GPIOx, ISENSE+, ISENSE-, RDTX_OUT+, RDTX_OUT-, SI/RDTX_IN+, SCLK/ RDTX_IN-) IEC 61000-4-2, Unpowered (Gun configuration: 330Ω / 150pF) HMM, Unpowered (Gun configuration: 2 kΩ / 150pF) ISO 10605:2009, Unpowered (Gun configuration: 2 kΩ / 150pF) ISO 10605:2009, Powered (Gun configuration: 2 kΩ / 150pF)		±8000 ±8000 ±8000 ±8000	V

Adjacent CT pins may experience an overvoltage that exceeds their maximum rating during OV/UV functional verification test or during open line diagnostic test. Nevertheless, the IC is completely tolerant to this special situation. ESD testing is performed in accordance with the human body model (HBM) ($C_{ZAP} = 100 \text{ pF}$, $R_{ZAP} = 1500 \Omega$), and the charge device model (CDM) ($C_{ZAP} = 4.0 \text{ pF}$).

7.3 Thermal characteristics

Table 8. Thermal ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (rating)	Min	Max	Unit
Thermal ratir	ngs	,	'	
	Operating temperature			°C
T _A	Ambient	-40	+105	
T_J	Junction	-40	+150	
T _{STG}	Storage temperature	-55	+150	°C
T _{PPRT}	Peak package reflow temperature	[1] [2]	260	°C
Thermal resi	stance and package dissipation ratings			
$R_{\Theta JB}$	Junction-to-board (bottom exposed pad soldered to board) 64 LQFP EP	[3]	10	°C/W
$R_{\Theta JA}$	Junction-to-ambient, natural convection, single-layer board (1s) 64 LQFP EP	[4] [5]	59	°C/W
$R_{\Theta JA}$	Junction-to-ambient, natural convection, four-layer board (2s2p) 64 LQFP EP	[4] [5]	27	°C/W
R _{OJCTOP}	Junction-to-case top (exposed pad) 64 LQFP EP	[6]	14	°C/W
R _{⊝ЈСВОТТОМ}	Junction-to-case bottom (exposed pad) 64 LQFP EP	[7]	0.97	°C/W
ΨJT	Junction to package top, natural convection	[8]	3	°C/W

- [1] Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a malfunction or permanent damage to the device.
- [2] NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts (MC33xxxD enter 33xxx), and review parametrics.
- [3] Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- [4] Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- [5] Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- [6] Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1), with the cold plate temperature used for the case temperature.
- [7] Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.
- [8] Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letter (Ψ) is not available, the thermal characterization parameter is written as Psi-JT.

7.4 Electrical characteristics

Table 9. Static and dynamic electrical characteristics

Characteristics noted under conditions 9.6 V \leq V_{PWR} \leq 61.6 V, -40 °C \leq $T_A \leq$ 105 °C, GND = 0 V, unless otherwise stated. Typical values refer to V_{PWR} = 56 V, $T_A = 25$ °C, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Unit
Power management					
V _{PWR(FO)}	Supply voltage Full parameter specification	9.6	_	61.6	V

MC33771BSDS

All information provided in this document is subject to legal disclaimers.

Symbol	Parameter	Min	Тур	Max	Unit
I _{VPWR}	Supply current (base value)				mA
	Normal mode, cell balance OFF, ADC inactive, SPI communication inactive, IVCOM = 0 mA	_	5.4	_	
	Normal mode, cell balance OFF, ADC inactive, TPL communication inactive, IVCOM = 0 mA			_	
VPWR(TPL_TX)	Supply current adder when TPL communication active	_	50	_	mA
I _{VPWR(CBON)}	Supply current adder to set all 14 cell balance switches ON	_	0.97	_	mA
I _{VPWR(ADC)}	Delta supply current to perform ADC conversions (addend)				mA
	ADC1-A,B continuously converting	_	3.0	_	
	ADC2 continuously converting		1.4	_	
Ivpwr(ss)	Supply current in sleep mode and in idle mode, communication inactive, cell balance off, cyclic measurement off, oscillator monitor on				μA
	SPI mode (25 °C)	_	40	_	
	TPL mode (25 °C)	_	68	_	
I _{VPWR(CKMON)}	Clock monitor current consumption	clock monitor current consumption — 5		_	μΑ
V _{PWR(OV_FLAG)}	V _{PWR} overvoltage fault threshold (flag)	_	65	_ V	
V _{PWR(LV_FLAG)}	V _{PWR} low-voltage warning threshold (flag)	_	12	_ V	
V _{PWR(UV_POR)}	V _{PWR} undervoltage shutdown threshold (POR)	_	8.5	_ v	
V _{PWR(HYS)}	V _{PWR} UV hysteresis voltage	_	200	— m'	
t _{VPWR(FILTER)}	V _{PWR} OV, LV filter	_	50	_	μs
VCOM power sup	ply				
V _{COM}	VCOM output voltage	_	5.0	_	V
I _{VCOM}	VCOM output current allocated for external use	_	_	5.0 mA	
V _{COM(UV)}	VCOM undervoltage fault threshold	_	4.4	_	V
V _{COM_HYS}	VCOM undervoltage hysteresis	_	100	_	mV
t _{VCOM(FLT_TIMER)}	VCOM undervoltage fault timer	_	10	_	μs
t _{VCOM(RETRY)}	VCOM fault retry timer	_	10	_	ms
V _{COM(OV)}	VCOM overvoltage fault threshold	5.4	_	5.9	V
I _{LIM(OC)}	VCOM current limit	65	_	140	mA
R _{VCOM(SS)}	VCOM sleep mode pull-down resistor	_	2.0	_	kΩ
VANA power supp	ply	'	'	'	
V_{ANA}	VANA output voltage (not used by external circuits) Decouple with 47 nF X7R 0603 or 0402	_	2.65	_	V
V _{ANA(UV)}	VANA undervoltage fault threshold	_	2.4	_	V
V _{ANA_HYS}	VANA undervoltage hysteresis	_	50	_	mV
V _{ANA(FLT_TIMER)}	VANA undervoltage fault timer	_	11	_	μs
V _{ANA(OV)}	VANA overvoltage fault threshold	_	2.8	_	V
t _{VANA(RETRY)}	VANA fault retry timer	_	10	_	ms
I _{LIM(OC)}	VANA current limit	5.0	_	10	mA
R _{VANA_RPD}	VANA sleep mode pull-down resistor	_	1.0	_	kΩ
	VANA sleep mode pull-down resistor VANA rise time (CL = 47 nF ceramic X7R only)			100	μs

MC33771BSDS

All information provided in this document is subject to legal disclaimers.

Symbol	Parameter	Min	Тур	Max	Unit
CTn _(LEAKAGE)	Cell terminal input leakage current (except in SLEEP mode when cell balancing is ON)	_	10	_	nA
CTn _(FV)	Cell terminal input current - functional verification	minal input current - functional verification — 0.365		_	mA
CT _N	Cell terminal input current during conversion	_	50	_	nA
R _{PD}	Cell terminal open load detection pull-down resistor	_	950	_	Ω
V _{VPWR_RES}	VPWR terminal measurement resolution	_	2.44141	_	mV/LSB
V _{VPWR_RNG}	VPWR terminal measurement range	9.6	_	75	V
VPWR _{TERM_ERR}	VPWR terminal measurement accuracy	-0.5	_	0.5	%
V _{CT_RNG}	ADC differential input voltage range for CTn to CTn-1	0.0	_	4.85	V
V _{CT_ANx_RES}	Cell voltage and ANx resolution in 15-bit MEAS_xxxx registers	_	152.58789	_	μV/LSB
V _{ERR33RT}	Cell voltage measurement error V _{CELL} = 3.3 V, T _A = 25 °C	-0.8	±0.4	0.8	mV
V _{ERR}	Cell voltage measurement error $0.1 \text{ V} \leq \text{V}_{\text{CELL}} \leq 4.8 \text{ V}, -40 \text{ °C} \leq \text{T}_{\text{A}} \leq 105 \text{ °C} \text{ (or } -40 \text{ °C} \leq \text{T}_{\text{J}} \leq$ $125 \text{ °C})$ ± 0.7				mV
V _{ERR_1}	Cell voltage measurement error 0 V \leq V _{CELL} \leq 1.5 V, -40 °C \leq T _A \leq 60 °C (or -40 °C \leq T _J \leq 85 °C)	_	±0.4	_	mV
V _{ERR_2}	Cell voltage measurement error 1.5 V \leq V _{CELL} \leq 2.7 V, -40 °C \leq T _A \leq 60 °C (or -40 °C \leq T _J \leq 85 °C)	_	±0.4	_	mV
V _{ERR_3}	Cell voltage measurement error 2.7 V \leq V _{CELL} \leq 3.7 V, -40 °C \leq T _A \leq 60 °C (or -40 °C \leq T _J \leq 85 °C)	_	±0.5	_	mV
V _{ERR_4}	Cell voltage measurement error 3.7 V \leq V _{CELL} \leq 4.3 V, -40 °C \leq T _A \leq 60 °C (or -40 °C \leq T _J \leq 85 °C)	_	±0.7	_	mV
V _{ERR_5}	Cell voltage measurement error 1.5 V \leq V _{CELL} \leq 4.5 V, -40 °C \leq T _A \leq 105 °C (or -40 °C \leq T _J \leq 125 °C)	_	±0.7	— mV	
V _{ANx_ERR}	Magnitude of ANx error in the entire measurement range: Ratiometric measurement Absolute measurement after soldering and aging, input in the range [1.0, 4.5] V Absolute measurement after soldering and aging, input in the range [0, 4.85] V, for −40 °C < T _A < 60 °C) Absolute measurement after soldering and aging, input in the range [0, 4.85] V, for −40 °C < T _A < 105 °C)	 -8.0 -11	_ _ _	16 10 8.0	mV
t _{VCONV}	Single channel net conversion time 13-bit resolution 14-bit resolution 15-bit resolution 16-bit resolution		6.77 9.43 14.75 25.36	_ _ _ _	μs
V _{V_NOISE}	Conversion noise 13-bit resolution 14-bit resolution 15-bit resolution 16-bit resolution			μVrms	
ADC2/current sen	se module	1	1	1	1
V _{INC}	ISENSE+/ISENSE- input voltage (reference to AGND)	-300	_	300	mV

MC33771BSDS

All information provided in this document is subject to legal disclaimers.

Symbol	Parameter	Min	Тур	Max	Unit
V _{IND}	ISENSE+/ISENSE- differential input voltage range	-150	_	mV	
V _{ISENSEX(OFFSET)}	ISENSE+/ISENSE- input voltage offset error	_	_	0.5	μV
I _{GAINERR}	ISENSE error including nonlinearities	earities -0.5 —			
I _{ISENSE_OL}	ISENSE open load injected current	_	130	_	μA
V _{ISENSE_OL}	ISENSE open load detection threshold	_	460	_	mV
V _{2RES}	Current sense user register resolution	_	0.6	_	μV/LSB
V _{PGA_SAT}	PGA saturation half-range Gain = 256 Gain = 64 Gain = 16 Gain = 4		4.9 19.5 78.1 150.0	_	mV
V _{PGA_ITH}	Voltage threshold for PGA gain increase Gain = 256 Gain = 64 Gain = 16 Gain = 4		 2.344 9.375 37.50		mV
V _{PGA_DTH}	Voltage threshold for PGA gain decrease Gain = 256 Gain = 64 Gain = 16 Gain = 4		4.298 17.188 68.750		mV
t _{AZC_SETTLE}	Time to perform auto-zero procedure after enabling the current channel	_	200	_	μs
t _{ICONV}	14 bit resolution — 21.6 15 bit resolution — 27.0		19.00 21.67 27.00 37.67	_ _ _ _	μs
V _{I NOISE}	Noise error at 16-bit conversion	_	3.01	_	μVrms
V _{I_NOISE}	Noise error at 13-bit conversion	_	8.33	_	μVrms
ADC _{CLK}	ADC2 and ADC1-A,B clocking frequency	_	6.0	_	MHz
Cell balance drive					
V _{DS(CLAMP)}	Cell balance driver VDS active clamp voltage	_	11	_	V
Vout(FLT_TH)	Output fault detection voltage threshold Balance off (open load) Balance on (shorted load)	_	0.55	_	V
R _{PD_CB}	Output OFF open load detection pull-down resistor Balance off, open load detect disabled	_	2.0	_	kΩ
I _{OUT(LKG)}	Output leakage current Balance off, open load detect disabled at V_{DS} = 4.0 V	_	_	1.0	μA
R _{DS(on)}	Drain-to-source on resistance I_{OUT} = 300 mA, T_J = 105 °C I_{OUT} = 300 mA, T_J = 25 °C I_{OUT} = 300 mA, T_J = -40 °C		 0.5 0.4	0.80	Ω
I _{LIM_CB}	Driver current limitation (shorted resistor)	310	_	950	mA
t _{CB_AUTOP}	CB_AUTO_PAUSE timing	_	4.0	_	μs
t _{ON}	Cell balance driver turn on $R_L = 15 \Omega$	_	350	_	μs

MC33771BSD

All information provided in this document is subject to legal disclaimers.

Symbol	Parameter	Min	Тур	Max	Unit
t _{OFF}	Cell balance driver turn off $R_L = 15 \ \Omega$	_	200	_	μs
t _{BAL_DEGLICTH}	Short/open detect filter time	_	20	_	μs
Internal temperatu	re measurement				
IC_TEMP1_ERR	IC temperature measurement error	-3.0	_	3.0	K
IC_TEMP1_RES	IC temperature resolution	_	0.032	_	K/LSB
TSD_TH	Thermal shutdown	_	170	_	°C
TSD_HYS	Thermal shutdown hysteresis	_	10	_	°C
Default operationa	l parameters	'		1	
$V_{\text{CTOV(TH)}}$	Cell overvoltage threshold (8 bits), typical value is default value after reset	0.0	4.2	5.0	V
V _{CTOV(RES)}	Cell overvoltage threshold resolution	_	19.53125	_	mV/LSB
V _{CTUV(TH)}	Cell undervoltage threshold (8 bits), typical value is default value 0.0 2.5 after reset		5.0	V	
V _{CTUV(RES)}	Cell undervoltage threshold resolution	_	19.53125	_	mV/LSB
V _{GPIO_OT(TH)}	GPIOx configured as ANx input overtemperature threshold from POR	_	1.16	_	V
V _{GPIO_OT(RES)}	Temperature voltage threshold resolution	_	4.8828125	_	mV/LSB
V _{GPIO_UT(TH)}	GPIOx configured as ANx input undertemperature threshold from POR	_	3.82	_	V
V _{GPIO_UT(RES)}	Temperature voltage threshold resolution	_	4.8828125	_	mV/LSB
General purpose in	nput/output GPIOx				
V _{IH}	Input high-voltage (3.3 V compatible)	2.0	_	_	V
V _{IL}	Input low-voltage (3.3 V compatible)	_	_	1.0	V
V _{HYS}	Input hysteresis	_	100	_	mV
I _{IL}	Input leakage current Pins tristate, $V_{IN} = V_{COM}$ or AGND	-100	_	100	nA
I _{IDL}	Differential Input Leakage Current GPIO 5,6 GPIO 5,6 configured as digital inputs for current measurement	-30	_	30	nA
V _{OH}	Output high-voltage I _{OH} = −0.5 mA	V _{COM} - 0.8	_	_	V
V _{OL}	Output low-voltage I _{OL} = +0.5 mA	_	_	8.0	V
V _{ADC}	Analog ADC input voltage range for ratiometric measurements	AGND	_	V _{COM}	V
V _{OL(TH)}	Analog input open pin detect threshold	_	0.15	_	V
R _{OPENPD}	Internal open detection pull-down resistor	3.8	5.0	_	kΩ
t _{GPIO0_WU}	GPIO0 WU de-glitch filter	_	50	_	μs
t _{GPIO0_FLT}	GPIO0 daisy chain de-glitch filter both edges	_	20	_	μs
t _{GPIO2_SOC}	GPIO2 convert trigger de-glitch filter		2.0	_	μs
t _{GPIOx_DIN}	GPIOx configured as digital input de-glitch filter	2.5	_	5.6	μs
Reset input					
V _{IH_RST}	Input high-voltage (3.3 V compatible)	2.0	_	_	V
V _{IL_RST}	Input low-voltage (3.3 V compatible)	_	_	1.0	V
V _{HYS}	Input hysteresis	_	0.6	_	V

Symbol	Parameter	Min	Тур	Max	Unit
t _{RESETFLT}	RESET de-glitch filter	_	100	_	μs
R _{RESET_PD}	Input logic pull down (RESET)	_	100	_	kΩ
SPI_COM_EN input				'	
V _{IH}	Input high-voltage (3.3 V compatible)	2.0	_	_	V
V _{IL}	Input low-voltage (3.3 V compatible)	_	_	1.0	V
V _{HYS}	Input hysteresis	_	450	_	mV
R _{SPI_COM_EN_PD}	Input pull-down resistor (SPI_COM_EN)	_	100	_	kΩ
Bus switch for TPL	communication				
RX _{TERM}	Bus termination resistor (open resistor when bus switch is closed)	_	150	_	Ω
	witch is closed, then the termination resistor is open, else the termination r st be open, so that the transmission line is properly terminated.	resistor is c	onnected. A	At the end	of the dais
Digital interface					
V _{FAULT_HA}	FAULT output (high active, IOH = 1.0 mA)	4.0	4.9	6.0	V
I _{FAULT_CL}	FAULT output current limit	3.0	_	40	mA
R _{FAULT_PD}	FAULT output pull-down resistance	_	100	_	kΩ
V _{IH_COMM}	Voltage threshold to detect the input as high SI/RDTX_IN+, SCLK/RDTX_IN-, CSB, SDA, SCL (NOTE: needs to be 3.3 V compatible)		_	2.0	V
V _{IL_} COMM	Voltage threshold to detect the input as low SI/RDTX_IN+, SCLK/RDTX_IN-, CSB, SDA, SCL	0.8	_	_	V
V _{HYS}	Input hysteresis SI/RDTX_IN+, SCLK/RDTX_IN-, CSB, SDA, SCL		80	_	mV
I _{LOGIC_SS}	Sleep state input logic current CSB	-100	_	100	nA
R _{SCLK_PD}	Input logic pull-down resistance (SCLK/RDTX_IN-, SI/RDTX+)	_	20	_	kΩ
R _{I_PU}	Input logic pull-up resistance to V _{COM} (CSB, SDA, SCL)	_	100	_	kΩ
I _{SO_TRI}	Tristate SO input current 0 V to V _{COM}	-2.0	_	2.0	μΑ
V _{SO_HIGH}	SO high-state output voltage with $I_{SO(HIGH)} = -2.0$ mA	V _{COM} - 0.4	_	_	V
V _{SO_LOW}	SO, SDA, SLK low-state output voltage with I _{SO(HIGH)} = −2.0 mA	_	_	0.4	V
CSB _{WU_FLT}	CSB wake-up de-glitch filter, low to high transition	_	50	_	μs
System timing					
t _{CELL_CONV}	Time needed to acquire all 14 cell voltages and the current after an on demand conversion 13-bit resolution 14-bit resolution 15-bit resolution 16-bit resolution		59 80 123 208	_ _ _ _	μs
^t sync	V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 13 bit ADC1-A,B at 14 bit, ADC2 at 13 bit ADC1-A,B at 15 bit, ADC2 at 13 bit ADC1-A,B at 16 bit, ADC2 at 13 bit	_ _ _ _	48.16 53.50 64.16 85.50	_ _ _ _	μs

V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 14 bit ADC1-A,B at 15 bit, ADC2 at 14 bit ADC1-A,B at 15 bit, ADC2 at 14 bit ADC1-A,B at 16 bit, ADC2 at 14 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 15 bit ADC1-A,B at 14 bit, ADC2 at 15 bit ADC1-A,B at 15 bit, ADC2 at 15 bit ADC1-A,B at 16 bit, ADC2 at 15 bit V/I synchronization time ADC1-A,B at 16 bit, ADC2 at 16 bit ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	- - - - - - - - -	52.14 57.48 68.14 89.48 62.12 65.46 76.12 97.46 120.51 117.84 112.51 113.39		μѕ
ADC1-A,B at 14 bit, ADC2 at 14 bit ADC1-A,B at 15 bit, ADC2 at 14 bit ADC1-A,B at 16 bit, ADC2 at 14 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 15 bit ADC1-A,B at 14 bit, ADC2 at 15 bit ADC1-A,B at 15 bit, ADC2 at 15 bit ADC1-A,B at 16 bit, ADC2 at 15 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	- - - - - - - - - - -	57.48 68.14 89.48 62.12 65.46 76.12 97.46 120.51 117.84 112.51	- - - - - - - - - -	
ADC1-A,B at 15 bit, ADC2 at 14 bit ADC1-A,B at 16 bit, ADC2 at 14 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 15 bit ADC1-A,B at 14 bit, ADC2 at 15 bit ADC1-A,B at 15 bit, ADC2 at 15 bit ADC1-A,B at 16 bit, ADC2 at 15 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	- - - - - - - - - - -	68.14 89.48 62.12 65.46 76.12 97.46 120.51 117.84 112.51		
ADC1-A,B at 16 bit, ADC2 at 14 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 15 bit ADC1-A,B at 14 bit, ADC2 at 15 bit ADC1-A,B at 15 bit, ADC2 at 15 bit ADC1-A,B at 16 bit, ADC2 at 15 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit SIDE TIME ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	- - - - - - - -	89.48 62.12 65.46 76.12 97.46 120.51 117.84 112.51		
V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 15 bit ADC1-A,B at 14 bit, ADC2 at 15 bit ADC1-A,B at 15 bit, ADC2 at 15 bit ADC1-A,B at 15 bit, ADC2 at 15 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault		62.12 65.46 76.12 97.46 120.51 117.84 112.51		
ADC1-A,B at 13 bit, ADC2 at 15 bit ADC1-A,B at 14 bit, ADC2 at 15 bit ADC1-A,B at 15 bit, ADC2 at 15 bit ADC1-A,B at 16 bit, ADC2 at 15 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	- - - - - -	65.46 76.12 97.46 120.51 117.84 112.51		
ADC1-A,B at 14 bit, ADC2 at 15 bit ADC1-A,B at 15 bit, ADC2 at 15 bit ADC1-A,B at 16 bit, ADC2 at 15 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	- - - - - - -	65.46 76.12 97.46 120.51 117.84 112.51	_ _ _ _	μs
ADC1-A,B at 15 bit, ADC2 at 15 bit ADC1-A,B at 16 bit, ADC2 at 15 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	- - - - - -	76.12 97.46 120.51 117.84 112.51	_ _ _ _	μѕ
ADC1-A,B at 16 bit, ADC2 at 15 bit V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	- - - - -	97.46 120.51 117.84 112.51		µs
V/I synchronization time ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault		120.51 117.84 112.51		μs
ADC1-A,B at 13 bit, ADC2 at 16 bit ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	_ _ _ _	117.84 112.51		μs
ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	_ _ _ _	117.84 112.51		ľ
ADC1-A,B at 14 bit, ADC2 at 16 bit ADC1-A,B at 15 bit, ADC2 at 16 bit ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	_ _ _	112.51		
ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault	_ 	-	_	
ADC1-A,B at 16 bit, ADC2 at 16 bit Time after VPWR connection for the IC to be ready for initialization Sleep mode to normal mode device ready Wake-up from fault		113.39	_	
Sleep mode to normal mode device ready Wake-up from fault	_	_		
Sleep mode to normal mode device ready Wake-up from fault			5.0	ms
Wake-up from fault				μs
·		_	400	μο
Wake up from (2011)			400	
•	_	_		
·		_		
<u>'</u>		_		
Sleep mode to normal mode time after TPL bus wake-up		_	1.0	ms
Time between wake pulses		600	_	μs
Idle timeout after POR		60	_	s
Wake-up signaling timeout after POR		0.65	_ s	
Cell balance timer range	0.5		511	min
Cyclic acquisition timer range	0.0	_	8.5	s
Fault detection to activation of fault pin				μs
Normal mode	_	_	56	
Diagnostic mode timeout	0.047	1.0	8.5	s
SOC to data ready (includes post processing of data)				μs
13-bit resolution	_	148	_	
14-bit resolution	_	201	_	
15-bit resolution		307		
16-bit resolution	_	520	_	
Time after SOC to begin converting with ADC1-A,B	_	12.28	_	μs
Time needed to send an SOC command and read back 96 cell				ms
voltages, 48 temperatures, 1 current, and 1 coulomb counter and				
ADC1-A,B configured as follows:				
13-bit resolution	_	3.73	_	
14-bit resolution	_		_	
15-bit resolution	_		_	
16-bit resolution				
Time needed to send an SOC command and read back 96 cell voltages, 1 current, and 1 coulomb counter and ADC1-A,B configured as follows:				ms
13-bit resolution	_	2 64	_	
14-bit resolution				
15-bit resolution	_		_	
	_	3.01	_	
	Idle timeout after POR Wake-up signaling timeout after POR Cell balance timer range Cyclic acquisition timer range Fault detection to activation of fault pin Normal mode Diagnostic mode timeout SOC to data ready (includes post processing of data) 13-bit resolution 14-bit resolution 15-bit resolution 16-bit resolution Time after SOC to begin converting with ADC1-A,B Time needed to send an SOC command and read back 96 cell voltages, 48 temperatures, 1 current, and 1 coulomb counter and ADC1-A,B configured as follows: 13-bit resolution 14-bit resolution 15-bit resolution 16-bit resolution Time needed to send an SOC command and read back 96 cell voltages, 1 current, and 1 coulomb counter and ADC1-A,B configured as follows: 13-bit resolution Time needed to send an SOC command and read back 96 cell voltages, 1 current, and 1 coulomb counter and ADC1-A,B configured as follows: 13-bit resolution 14-bit resolution 14-bit resolution	Wake-up from network Wake-up from CSB Sleep mode to normal mode time after TPL bus wake-up Time between wake pulses Idle timeout after POR Wake-up signaling timeout after POR Cell balance timer range 0.5 Cyclic acquisition timer range 0.00 Fault detection to activation of fault pin Normal mode Diagnostic mode timeout SOC to data ready (includes post processing of data) 13-bit resolution 14-bit resolution Time after SOC to begin converting with ADC1-A,B Time needed to send an SOC command and read back 96 cell voltages, 48 temperatures, 1 current, and 1 coulomb counter and ADC1-A,B configured as follows: 13-bit resolution Time needed to send an SOC command and read back 96 cell voltages, 48 temperatures, 1 current, and 1 coulomb counter and ADC1-A,B configured as follows: 13-bit resolution 15-bit resolution 15-bit resolution Time needed to send an SOC command and read back 96 cell voltages, 1 current, and 1 coulomb counter and ADC1-A,B configured as follows: 13-bit resolution 14-bit resolution 15-bit resolution 15-bit resolution 14-bit resolution 15-bit resolution 15-bit resolution 14-bit resolution 15-bit resolution	Wake-up from network Wake-up from CSB Sleep mode to normal mode time after TPL bus wake-up ———————————————————————————————————	Wake-up from network — — 400 Wake-up from CSB — — 400 Sleep mode to normal mode time after TPL bus wake-up — — 1.0 Time between wake pulses — 600 — Idle timeout after POR — 60 — Wake-up signaling timeout after POR — 0.65 — Cell balance timer range 0.5 — 511 Cyclic acquisition timer range 0.0 — 8.5 Fault detection to activation of fault pin — — 56 Diagnostic mode timeout 0.047 1.0 8.5 SOC to data ready (includes post processing of data) — 1.48 — 13-bit resolution — 148 — — 14-bit resolution — 201 — — 201 — — 201 — 201 — 201 — 2.28 — — 12.28 — — 12.28 — Time resolution <

MC33771BSD

All information provided in this document is subject to legal disclaimers.

Symbol	Parameter	Min	Тур	Max	Unit
t _{CLST_TPL}	Time needed to send an SOC command and read back 14 cell voltages, 7 temperatures, 1 current, and 1 coulomb counter with TPL communication working at 2.0 Mbps and ADC1-A,B configured as follows:				ms
	13-bit resolution		0.79	_	
	14-bit resolution		0.85	_	
	15-bit resolution		0.95	_	
	16-bit resolution	_	1.16	_	
t _{CLST_SPI}	Time needed to send an SOC command and read back 14 cell voltages, 7 temperatures, 1 current, and 1 coulomb counter with SPI communication working at 4.0 Mbps and ADC1-A,B configured as follows:				ms
	13-bit resolution 14-bit resolution		0.48	_	
	15-bit resolution	_	0.54	_	
	16-bit resolution	_	0.64 0.86	-	
	T	_	0.00		
t _{I2C_DOWNLOAD}	Time to download EEPROM calibration after POR	_	_	1.0	ms
t _{I2C_ACCESS}	EEPROM access time, EEPROM write (depends on device selection)	_	5.0	_	ms
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time				μs
	twave_dc_bitx = 00	_	500		
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time				ms
	twave_dc_bitx = 01	_	1.0	_	
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time				ms
	t _{WAVE_DC_BITx} = 10	_	10	_	
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time				ms
	t _{WAVE_DC_BITx} = 11	_	100	_	
t _{WAVE_DC_ON}	Daisy chain duty cycle on time	_	500	550	μs
t _{COM_LOSS}	Time out to reset the IC in the absence of communication	_	1024	_	ms
SPI interface					
F _{SCK}	CLK/RDTX_IN- frequency	1]	_	4.0	MHz
t _{SCK_H}	SCLK/RDTX_IN- high time (A)	^{1]} 125	_	_	ns
t _{SCK_L}	SCLK/RDTX_IN- high time (B)	^{1]} 125	_	_	ns
t _{SCK}	SCLK/RDTX_IN- period (A+B)	^{1]} 250	_	_	ns
t _{FALL}	SCLK/RDTX_IN- falling time	_	_	15	ns
t _{RISE}	SCLK/RDTX_IN- rising time	_	_	15	ns
t _{SET}	SCLK/RDTX_IN- setup time (O)	^{1]} 20	_	_	ns
t _{HOLD}	SCLK/RDTX_IN- hold time (P)	^{1]} 20	_	_	ns
t _{SI_SETUP}	SI/RDTX_IN+ setup time (F)	^{1]} 40	_	_	ns
t _{SI_HOLD}	SI/RDTX_IN+ hold time (G)	^{1]} 40	_	_	ns
t _{SO_VALID}	SO data valid, rising edge of SCLK/RDTX_IN- to SO data valid (I)	1] _	_	40	ns
t _{SO_EN}	SO enable time (H)	1]	_	40	ns
t _{SO_DISABLE}	SO disable time (K)	1]	_	40	ns
t _{CSB_LEAD}	CSB lead time (L)	^{1]} 100	_	_	ns
		^{1]} 100	_	_	ns
t _{CSB_LAG}	GGB lag time (m)				


MC33771BSDS

All information provided in this document is subject to legal disclaimers.

Symbol	Parameter	Min	Тур	Max	Unit
TPL interface					
V _{RDTX INTH}	Differential receiver threshold		580	_	mV
V _{RDTX INHYS}	Differential receiver threshold hysteresis — 100 —		_	mV	
t _{RES}	Slave response after write command (echo)	_	2.35	_	μs

[1] See Figure 4

7.5 Timing diagrams




8 Packaging


8.1 Package mechanical dimensions


Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.nxp.com and perform a keyword search for the drawing's document number.

Table 10. Package Outline

Package	Suffix	Package outline drawing number
64-pin LQFP-EP	AE	98ASA10763D









© NXP SIMICONDUCTIES N.Y. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DISCUSSION CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.

MECHANICAL DUTLINE DO NOT SCALE THIS DRAWING

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.



 $\sqrt{3}$ \ DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.



4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.



DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 MM.



DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.



/7). EXACT SHAPE OF EACH CORNER IS OPTIONAL.



THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 MM AND 0.25 MM FROM THE LEAD TIP.

/9), HATCHED AREA TO BE KEEP OUT ZONE FOR PCB ROUTING.

TITLE:

LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, 64LD, 6.1 x 6.1 EXPOSED PAD

DOCUMENT NO: 98ASA10763D REV: D

STANDARD: JEDEC MS-026 BCD

SOT1510-2 SHEET: 4

Figure 6. Package outline

MC33771BSDS

9 Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
MC33771BSDS v.6.0	20200622	Product data sheet	_	MC33771BSDS v.5.0	
Modifications:	Updated to align with full data sheet, MC33771B v.6.0				
MC33771BSDS v.5.0	20180502	Technical data	_	MC33771BSDS v.1	
Modifications: Updated to align with full data sheet, MC33771B v.5.0					
MC33771BSDS v.1	20180419	Product preview	_	_	

10 Legal information

10.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

10.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

 $\ensuremath{\mathbf{Applications}}$ — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

MC33771BSDS

All information provided in this document is subject to legal disclaimers.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

SMARTMOS — is a trademark of NXP B.V.

MC33771B_SDS

Battery cell controller IC

Tables

Tab. 1. Tab. 2. Tab. 3. Tab. 4. Tab. 5. Tab. 6.	Part number breakdown	Tab. 7. Tab. 8. Tab. 9. Tab. 10. Tab. 11.	Maximum ratings Thermal ratings Static and dynamic electrical characteristics Package Outline Revision history	. 11 . 11 20
Figui	res			
Fig. 1.	Simplified application diagram, SPI use case 2	Fig. 4.	Low-voltage SPI interface timing	19
Fig. 2.	Simplified application diagram, TPL use	Fig. 5.	Transformer communication signaling	19
-	case3	Fig. 6.	Package outline	24
Fig. 3.	Pinout diagram6	-	-	

Contents

1	General description	1	
2	Features		
3	Simplified application diagram	2	
4	Applications	3	
5	Ordering information	4	
5.1	Part numbers definition	4	
5.2	Part numbers list	5	
6	Pinning information	6	
6.1	Pinout diagram		
6.2	Pin definitions	6	
7	General product characteristics	9	
7.1	Ratings and operating requirements		
	relationship	9	
7.2	Maximum ratings		
7.3	Thermal characteristics1		
7.4	Electrical characteristics		
7.5	Timing diagrams	19	
8	Packaging	20	
8.1	Package mechanical dimensions	20	
9	Revision history	25	
10	Legal information		

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Battery Management category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

LV5117AV-TLM-H NCP1855FCCT1G FAN54063UCX MP2615GQ-P LC05132C01NMTTTG ISL78714ANZ CM1104-EH CM1104-DBB CM1104-MBB XC6801A421MR-G ISL95521BHRZ MP2639AGR-P ISL95522AIRZ S-82D1AAE-A8T2U7 S-82D1AAA-A8T2U7 S-8224ABA-I8T1U MP2615CGQ-P LP7804TSOF BQ25611DRTWR WS4518D-6/TR MCP73830LT-0AAIMYY MCP73830T-2AAIMYY MCP73831-2DCIMC MCP73832-4ADI/MC MCP73832T-2DCIMC MCP73832T-5ACI/MC MCP73833T-AMI/MF MCP73833T-AMI/UN MCP73834-CNIMF MCP73834T-FCIMF MCP73837-NVIMF MCP73838-NVI/MF LP4069QVF-435 MCP73213-A6BI/MF MCP73831-2ACI/MC MCP73831T-2ATIMC MCP73831T-2DCIMC MCP73831T-5ACI/MC MCP73832-2ACI/MC MCP73832-2ATI/MC MCP73832-5ACI/MC MCP73832T-2ATI/MC MCP73832T-3ACI/MC MCP73833T-BZIMF MCP73833T-FCI/MF MCP73834-FCIMF MCP73834-GPIMF MCP73853-IML BQ25895RTWR BQ29704DSER