## 14 channel configurable power management integrated circuit

The SMARTMOS PF0100Z AEC Q100 grade 2 automotive power management integrated circuit (PMIC) provides a highly programmable/ configurable architecture, with fully integrated power devices and minimal external components. With up to six buck converters, six linear regulators, RTC supply, and coin-cell charger, the PF0100Z can provide power for a complete system, including applications processors, memory, and system peripherals, in a wide range of applications. With on-chip one time programmable (OTP) memory, the PF0100Z is available in pre-programmed standard versions, or nonprogrammed to support custom programming. The PF0100Z is especially suited to the i.MX 6 family of devices and is supported by full system level reference designs, and pre-programmed versions of the device.

## Features:

- Four to six buck converters, depending on configuration
- Single/dual phase/ parallel options
- DDR termination tracking mode option
- Boost regulator to 5.0 V output
- Six general purpose linear regulators
- Programmable output voltage, sequence, and timing
- OTP (one time programmable) memory for device configuration
- Coin cell charger and RTC supply
- DDR termination reference voltage
- Power control logic with processor interface and event detection
- $I^{2} \mathrm{C}$ control
- Individually programmable on, off, and standby modes


Figure 1. Simplified application diagram

[^0]
## Table of Contents

1 Orderable parts ..... 4
2 Internal block diagram ..... 5
3 Pin connections ..... 6
3.1 Pinout diagram ..... 6
3.2 Pin definitions ..... 7
4 General product characteristics ..... 9
4.1 Absolute maximum ratings ..... 9
4.2 Thermal characteristics ..... 10
4.2.1 Power dissipation ..... 10
4.3 Electrical characteristics ..... 11
4.3.1 General Specifications ..... 11
4.3.2 Current consumption ..... 12
5 General description ..... 14
5.1 Features ..... 14
5.2 Functional block diagram ..... 15
5.3 Functional description ..... 15
5.3.1 Power generation ..... 15
5.3.2 Control logic ..... 15
6 Functional block requirements and behaviors ..... 17
6.1 Start-up ..... 17
6.1.1 Device start-up configuration ..... 17
6.1.2 One time programmability (OTP) ..... 20
6.1.3 OTP prototyping ..... 22
6.1.4 Reading OTP fuses ..... 22
6.1.5 Programming OTP fuses ..... 22
6.2 16 MHz and 32 kHz clocks ..... 23
6.2.1 Clock adjustment ..... 23
6.3 Bias and references block description ..... 23
6.3.1 Internal core voltage references ..... 23
6.3.2 VREFDDR voltage reference ..... 24
6.4 Power generation ..... 27
6.4.1 Modes of operation ..... 27
6.4.2 State machine flow summary ..... 29
6.4.3 Power tree ..... 31
6.4.4 Buck regulators ..... 33
6.4.5 Boost regulator ..... 72
6.4.6 LDO regulators description ..... 75
6.4.7 VSNVS LDO/switch ..... 90
6.5 Control interface I2C block description ..... 95
6.5.1 I2C device ID ..... 95
6.5.2 I2C operation ..... 95
6.5.3 Interrupt handling ..... 96
6.5.4 Interrupt bit summary ..... 96
6.5.5 Specific registers ..... 101
6.5.6 Register Bitmap ..... 102
7 Typical applications ..... 113
7.1 Introduction ..... 113
7.1.1 Application diagram ..... 113
7.1.2 Bill of materials ..... 114
7.2 PF0100Z layout guidelines ..... 117
7.2.1 General board recommendations ..... 117
7.2.2 Component placement ..... 117
7.2.3 General routing requirements ..... 117
7.2.4 Parallel routing requirements ..... 118
7.2.5 Switching regulator layout recommendations ..... 118
7.3 Thermal information ..... 119
7.3.1 Rating data ..... 119
7.3.2 Estimation of junction temperature ..... 120
8 Packaging ..... 121
8.1 Packaging dimensions ..... 121
9 Reference section ..... 125
9.1 Reference documents ..... 125
10 Revision history ..... 126
10.1 Document changes ..... 126

## 1 Orderable parts

The PF0100Z is available with both pre-programmed and non-programmed OTP memory configurations. The non-programmed device uses "NP" as the programming code. The pre-programmed devices are identified using the program codes from Table 1, which also list the associated NXP reference designs where applicable. Details of the OTP programming for each device can be found in Table 9.

Table 1. Orderable part variations

| Part Number | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | Package | Programming | Reference designs | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MMPF0100NPAZES | $-40{ }^{\circ} \mathrm{C}$ to $105{ }^{\circ} \mathrm{C}$ | 56 QFN ES, $8 \times 8 \mathrm{~mm}$ 0.5 mm pitch WF-Type (wettable flank) | NP | MCIMX6QAICPU1 MCIMX6SAICPU1 MCIMX6DLAICPU1 | (1), (2), (3) |
| MMPF0100F0AZES |  |  | F0 | MCIMX6Q-SDP MCIMX6Q-SDB MCIMX6DL-SDP | (1), (2) |
| MMPF0100F6AZES |  |  | F6 | - |  |
| MMPF0100F8AZES |  |  | F8 | - |  |
| MMPF0100F9AZES |  |  | F9 | MCIMX6QPlusAICPU3 | (1), (2), (3) |
| MMPF0100FAAZES |  |  | FA | - |  |

## Notes

1. For tape and reel add an R2 suffix to the part number.
2. These reference designs use the default startup configuration (VDDOTP = VCOREDIG), which is available on any OTP programmed part.
3. SW2 can support an output current rating of 2.5 A in NP, F9 and FA versions when SW2ILIM=0

### 1.1 PF0100Z version differences

PF0100AZ is an improved version of the PF0100Z power management IC. Table 2 summarizes the difference between the two versions and should be referred to when migrating from the PF0100Z to the PF0100AZ.

Table 2. Differences between PF0100Z and PF0100AZ

| Description | PF0100Z | PF0100AZ |
| :--- | :--- | :--- | :--- |
| Version identification | Reading SILICON REV register at address 0x03 will <br> return 0x11. DEVICEID register at address 0x00 will <br> read 0x10 in PF0100Z and PF0100AZ | Reading SILICON REV register at address 0x03 will <br> return 0x21. DEVICEID register at address 0x00 will <br> read 0x10 in PF0100Z and PF0100AZ |
| VSNVS current limit | VSNVS current limit increased in the PF0100AZ. see VSNVS LDO/switch |  |
| OTP_FUSE_PORx register setting during OTP <br> programming | In the PF0100Z, FUSE_POR1, FUSE_POR2, and <br> FUSE_POR3 bits are XOR'ed into the <br> FUSE_POR_XOR bit. The FUSE_POR_XOR bit <br> has to be 1 for fuses to be loaded during startup. <br> This can be achieved by setting any one or all of the <br> FUSE_PORx bits during OTP programming. | In the PF0100AZ, the XOR function is removed. It is <br> required to set FUSE_POR1, FUSE_POR2, and <br> FUSE_POR3 bits during OTP programming. |
| Erratum ER19 | Erratum ER19 applicable to PF0100Z. Applications <br> expecting to operate in the conditions mentioned in <br> ER19 need to implement an external workaround to <br> overcome the problem. Refer to the product errata <br> for details | Errata ER19 fixed in PF0100AZ. External <br> workaround not required |
| Erratum ER20 | Erratum ER20 applicable to PF0100Z |  |
| Erratum ER22 | Erratum ER22 applicable to PF0100Z | Errata ER20 fixed in PF0100AZ |
| Ambient operating temperature | Erata |  |

PF0100Z

## 2 Internal block diagram



Figure 2. Simplified internal block diagram

## 3 Pin connections

### 3.1 Pinout diagram



Figure 3. Pinout diagram

### 3.2 Pin definitions

Table 3. PF0100Z pin definitions

| Pin number | Pin name | Pin function | Max rating | Type | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | INTB | 0 | 3.6 V | Digital | Open drain interrupt signal to processor |
| 2 | SDWNB | 0 | 3.6 V | Digital | Open drain signal to indicate an imminent system shutdown |
| 3 | RESETBMCU | 0 | 3.6 V | Digital | Open drain reset output to processor. Alternatively can be used as a power good output. |
| 4 | STANDBY | I | 3.6 V | Digital | Standby input signal from processor |
| 5 | ICTEST | 1 | 7.5 V | Digital/ Analog | Reserved pin. Connect to GND in application. |
| 6 | SW1FB ${ }^{(5)}$ | 1 | 3.6 V | Analog | Output voltage feedback for SW1A/B. Route this trace separately from the high current path and terminate at the output capacitance. |
| 7 | SW1AIN ${ }^{(5)}$ | 1 | 4.8 V | Analog | Input to SW1A regulator. Bypass with at least a $4.7 \mu \mathrm{~F}$ ceramic capacitor and a $0.1 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 8 | SW1ALX ${ }^{(5)}$ | 0 | 4.8 V | Analog | Regulator 1A switch node connection |
| 9 | SW1BLX ${ }^{(5)}$ | 0 | 4.8 V | Analog | Regulator 1B switch node connection |
| 10 | SW1BIN ${ }^{(5)}$ | I | 4.8 V | Analog | Input to SW1B regulator. Bypass with at least a $4.7 \mu \mathrm{~F}$ ceramic capacitor and a $0.1 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 11 | SW1CLX ${ }^{(5)}$ | 0 | 4.8 V | Analog | Regulator 1C switch node connection |
| 12 | SW1CIN ${ }^{(5)}$ | I | 4.8 V | Analog | Input to SW1C regulator. Bypass with at least a $4.7 \mu \mathrm{~F}$ ceramic capacitor and a $0.1 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 13 | SW1CFB ${ }^{(5)}$ | I | 3.6 V | Analog | Output voltage feedback for SW1C. Route this trace separately from the high current path and terminate at the output capacitance. |
| 14 | SW1VSSSNS | GND | - | GND | Ground reference for regulators SW1ABC. It is connected externally to GNDREF through a board ground plane. |
| 15 | GNDREF1 | GND | - | GND | Ground reference for regulators SW2 and SW4. It is connected externally to GNDREF, via board ground plane. |
| 16 | VGEN1 | 0 | 2.5 V | Analog | VGEN1 regulator output, Bypass with a $2.2 \mu \mathrm{~F}$ ceramic output capacitor. |
| 17 | VIN1 | I | 3.6 V | Analog | VGEN1, 2 input supply. Bypass with a $1.0 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 18 | VGEN2 | 0 | 2.5 V | Analog | VGEN2 regulator output, Bypass with a $4.7 \mu \mathrm{~F}$ ceramic output capacitor. |
| 19 | SW4FB ${ }^{(5)}$ | I | 3.6 V | Analog | Output voltage feedback for SW4. Route this trace separately from the high current path and terminate at the output capacitance. |
| 20 | SW4IN ${ }^{(5)}$ | I | 4.8 V | Analog | Input to SW4 regulator. Bypass with at least a $4.7 \mu \mathrm{~F}$ ceramic capacitor and a $0.1 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 21 | SW4LX ${ }^{(5)}$ | O | 4.8 V | Analog | Regulator 4 switch node connection |
| 22 | SW2LX ${ }^{(5)}$ | 0 | 4.8 V | Analog | Regulator 2 switch node connection |
| 23 | SW2IN ${ }^{(5)}$ | I | 4.8 V | Analog | Input to SW2 regulator. Connect pin 23 together with pin 24 and bypass with |
| 24 | SW2IN ${ }^{(5)}$ | I | 4.8 V | Analog | at least a $4.7 \mu \mathrm{~F}$ ceramic capacitor and a $0.1 \mu \mathrm{~F}$ decoupling capacitor as close to these pins as possible. |
| 25 | SW2FB ${ }^{(5)}$ | I | 3.6 V | Analog | Output voltage feedback for SW2. Route this trace separately from the high current path and terminate at the output capacitance. |
| 26 | VGEN3 | 0 | 3.6 V | Analog | VGEN3 regulator output. Bypass with a $2.2 \mu \mathrm{~F}$ ceramic output capacitor. |
| 27 | VIN2 | I | 3.6 V | Analog | VGEN3,4 input. Bypass with a $1.0 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 28 | VGEN4 | 0 | 3.6 V | Analog | VGEN4 regulator output, Bypass with a $4.7 \mu \mathrm{~F}$ ceramic output capacitor. |
| 29 | VHALF | I | 3.6 V | Analog | Half supply reference for VREFDDR |

## PIN CONNECTIONS

Table 3. PF0100Z pin definitions (continued)

| Pin number | Pin name | $\begin{gathered} \text { Pin } \\ \text { function } \end{gathered}$ | Max rating | Type | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 30 | VINREFDDR | 1 | 3.6 V | Analog | VREFDDR regulator input. Bypass with at least $1.0 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 31 | VREFDDR | 0 | 3.6 V | Analog | VREFDDR regulator output |
| 32 | SW3VSSSNS | GND | - | GND | Ground reference for the SW3 regulator. Connect to GNDREF externally via the board ground plane. |
| 33 | SW3BFB ${ }^{(5)}$ | 1 | 3.6 V | Analog | Output voltage feedback for SW3B. Route this trace separately from the high current path and terminate at the output capacitance. |
| 34 | SW3BIN ${ }^{(5)}$ | 1 | 4.8 V | Analog | Input to SW3B regulator. Bypass with at least a $4.7 \mu \mathrm{~F}$ ceramic capacitor and a $0.1 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 35 | SW3BLX ${ }^{(5)}$ | 0 | 4.8 V | Analog | Regulator 3B switch node connection |
| 36 | SW3ALX ${ }^{(5)}$ | 0 | 4.8 V | Analog | Regulator 3A switch node connection |
| 37 | SW3AIN ${ }^{(5)}$ | I | 4.8 V | Analog | Input to SW3A regulator. Bypass with at least a $4.7 \mu \mathrm{~F}$ ceramic capacitor and a $0.1 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 38 | SW3AFB ${ }^{(5)}$ | 1 | 3.6 V | Analog | Output voltage feedback for SW3A. Route this trace separately from the high current path and terminate at the output capacitance. |
| 39 | VGEN5 | 0 | 3.6 V | Analog | VGEN5 regulator output. Bypass with a $2.2 \mu \mathrm{~F}$ ceramic output capacitor. |
| 40 | VIN3 | 1 | 4.8 V | Analog | VGEN5, six input. Bypass with a $1.0 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 41 | VGEN6 | 0 | 3.6 V | Analog | VGEN6 regulator output. By pass with a $2.2 \mu \mathrm{~F}$ ceramic output capacitor. |
| 42 | LICELL | I/O | 3.6 V | Analog | Coin cell supply input/output |
| 43 | VSNVS | 0 | 3.6 V | Analog | LDO or coin cell output to processor |
| 44 | SWBSTFB ${ }^{(5)}$ | 1 | 5.5 V | Analog | Boost regulator feedback. Connect this pin to the output rail close to the load. Keep this trace away from other noisy traces and planes. |
| 45 | SWBSTIN ${ }^{(5)}$ | 1 | 4.8 V | Analog | Input to SWBST regulator. Bypass with at least a $2.2 \mu \mathrm{~F}$ ceramic capacitor and a $0.1 \mu \mathrm{~F}$ decoupling capacitor as close to the pin as possible. |
| 46 | SWBSTLX ${ }^{(5)}$ | 0 | 7.5 V | Analog | SWBST switch node connection |
| 47 | VDDOTP | 1 | $10 \mathrm{~V}^{(4)}$ |  <br> Analog | Supply to program OTP fuses |
| 48 | GNDREF | GND | - | GND | Ground reference for the main band gap regulator. |
| 49 | VCORE | $\bigcirc$ | 3.6 V | Analog | Analog core supply |
| 50 | VIN | 1 | 4.8 V | Analog | Main chip supply |
| 51 | VCOREDIG | 0 | 1.5 V | Analog | Digital core supply |
| 52 | VCOREREF | 0 | 1.5 V | Analog | Main band gap reference |
| 53 | SDA | 1/0 | 3.6 V | Digital | $1^{2} \mathrm{C}$ data line (open drain) |
| 54 | SCL | I | 3.6 V | Digital | $1^{2} \mathrm{C}$ clock |
| 55 | VDDIO | 1 | 3.6 V | Analog | Supply for $\mathrm{I}^{2} \mathrm{C}$ bus |
| 56 | PWRON | 1 | 3.6 V | Digital | Power on/off from processor |
| - | EP | GND | - | GND | Expose pad. Functions as ground return for buck regulators. Tie this pad to the inner and external ground planes through vias to allow effective thermal dissipation. |

## Notes

4. 10 V Maximum voltage rating during OTP fuse programming. 7.5 V Maximum DC voltage rated otherwise.
5. Unused switching regulators should be connected as follows: Pins SWxLX and SWxFB should be unconnected and pin SWxIN should be connected to VIN with a $0.1 \mu \mathrm{~F}$ bypass capacitor.

## PF0100Z

## 4 General product characteristics

### 4.1 Absolute maximum ratings

Table 4. Absolute maximum ratings
All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause malfunction or permanent damage to the device. The detailed maximum voltage rating per pin can be found in the pin list section.

| Symbol | Description | Value | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Electrical ratings |  |  |  |  |


| $\mathrm{V}_{\text {IN }}$ | Main input supply voltage | -0.3 to 4.8 | V |  |
| :---: | :--- | ---: | :---: | :---: |
| $\mathrm{~V}_{\text {DDOTP }}$ | OTP programming input supply voltage | -0.3 to 10 | V |  |
| $\mathrm{~V}_{\text {LICELL }}$ | Coin cell voltage | -0.3 to 3.6 | V |  |
|  | ESD ratings |  |  |  |
| $\mathrm{V}_{\text {ESD }}$ | Human body model | $\pm 1800$ |  |  |
|  | VSNVS pin | $\pm 2000$ | V | (6) |
|  | All other pins | $\pm 500$ |  |  |
|  | Charge device model |  |  |  |

Notes
6. ESD testing is performed in accordance with the human body model (HBM) $\left(C_{Z A P}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{ZAP}}=1500 \Omega\right)$, and the charge device model (CDM), robotic $\left(\mathrm{C}_{\text {ZAP }}=4.0 \mathrm{pF}\right)$.

### 4.2 Thermal characteristics

Table 5. Thermal ratings

| Symbol | Description (rating) | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Thermal ratings |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient operating temperature range |  |  |  |  |
|  | PF0100Z |  |  |  |  |
|  | PF0100AZ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{J}$ | Operating junction temperature range | -40 | 105 |  |  |
| $\mathrm{~T}_{\text {ST }}$ | Storage temperature range | -40 | 125 | ${ }^{\circ} \mathrm{C}$ | $(7)$ |
| $\mathrm{T}_{\text {PPRT }}$ | Peak package reflow temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |  |

QFN56 thermal resistance and package dissipation ratings

| $\mathrm{R}_{\theta \mathrm{JA}}$ | Junction to ambient <br> Natural convection <br> Four layer board (2s2p) <br> Eight layer board (2s6p) |  | $\begin{aligned} & 28 \\ & 15 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | $(10)(11)(12)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\theta \mathrm{JMA}}$ | Junction to ambient (at $200 \mathrm{ft} / \mathrm{min}$ ) Four layer board (2s2p) | - | 22 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (10)(12) |
| $\mathrm{R}_{\theta \text { JB }}$ | Junction to board | - | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (13) |
| $\mathrm{R}_{\text {®Jсвотtom }}$ | Junction to case bottom | - | 1.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (14) |
| $\Psi J T$ | Junction to package top Natural convection | - | 2.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (15) |

Notes
7. Do not operate beyond $125^{\circ} \mathrm{C}$ for extended periods of time. Operation above $150^{\circ} \mathrm{C}$ may cause permanent damage to the IC. See Table 6 for thermal protection features.
8. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a malfunction or permanent damage to the device.
9. NXP's package reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For peak package reflow temperature and moisture sensitivity levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts, and review parametrics.
10. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
11. The Board uses the JEDEC specifications for thermal testing (and simulation) JESD51-7 and JESD51-5.
12. Per JEDEC JESD51-6 with the board horizontal.
13. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
14. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
15. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD512. When the Greek letter $(\Psi)$ is not available, the thermal characterization parameter is written as Psi-JT.

### 4.2.1 Power dissipation

During operation, the temperature of the die should not exceed the operating junction temperature noted in Table 5. To optimize the thermal management and to avoid overheating, the PF0100Z provides thermal protection. An internal comparator monitors the die temperature. Interrupts THERM110I, THERM120I, THERM125I, and THERM130I are generated when the respective thresholds specified in Table 6 are crossed in either direction. The temperature range can be determined by reading the THERMxxxS bits in register INTSENSEO.
In the event of excessive power dissipation, thermal protection circuitry shuts down the PF0100Z. This thermal protection acts above the thermal protection threshold listed in Table 6. To avoid any unwanted power downs resulting from internal noise, the protection is debounced for 8.0 ms . This protection should be considered as a fail-safe mechanism and therefore the system should be configured so this protection is not tripped under normal conditions.

Table 6. Thermal protection thresholds

| Parameter | Min. | Typ. | Max. | Units | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Thermal $110^{\circ} \mathrm{C}$ threshold (THERM110) | 100 | 110 | 120 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal $120^{\circ} \mathrm{C}$ threshold (THERM120) | 110 | 120 | 130 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal $125{ }^{\circ} \mathrm{C}$ threshold (THERM125) | 115 | 125 | 135 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal $130^{\circ} \mathrm{C}$ threshold (THERM130) | 120 | 130 | 140 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal warning hysteresis | 2.0 | - | 4.0 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal protection threshold | 130 | 140 | 150 | ${ }^{\circ} \mathrm{C}$ |  |

### 4.3 Electrical characteristics

### 4.3.1 General Specifications

Table 7. General PMIC Static Characteristics
PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{PF} 0100 \mathrm{AZ} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{VIN}=2.8 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{VDDIO}=1.7 \mathrm{~V}$ to 3.6 V , typical external component values and full load current range, unless otherwise noted.

| Pin name | Parameter | Load condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PWRON | $\mathrm{V}_{\text {IL }}$ | - | 0.0 | 0.2 * VSNVS | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ | - | 0.8 * VSNVS | 3.6 | V |
| RESETBMCU | $\mathrm{V}_{\text {OL }}$ | -2.0 mA | 0.0 | 0.4 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Open drain | $0.7^{*} \mathrm{VIN}$ | VIN | V |
| SCL | $\mathrm{V}_{\text {IL }}$ | - | 0.0 | 0.2 * VDDIO | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ | - | 0.8 * VDDIO | 3.6 | V |
| SDA | $\mathrm{V}_{\text {IL }}$ | - | 0.0 | 0.2 * VDDIO | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ | - | 0.8 * VDDIO | 3.6 | V |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $-2.0 \mathrm{~mA}$ | 0.0 | 0.4 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Open drain | $0.7 *$ VDDIO | VDDIO | V |
| INTB | $\mathrm{V}_{\text {OL }}$ | -2.0 mA | 0.0 | 0.4 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Open drain | $0.7^{*} \mathrm{VIN}$ | VIN | V |
| SDWNB | $\mathrm{V}_{\text {OL }}$ | -2.0 mA | 0.0 | 0.4 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Open drain | $0.7^{*} \mathrm{VIN}$ | VIN | V |
| STANDBY | $\mathrm{V}_{\text {IL }}$ | - | 0.0 | 0.2 * VSNVS | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ | - | 0.8 * VSNVS | 3.6 | V |
| VDDOTP | $\mathrm{V}_{\text {IL }}$ | - | 0.0 | 0.3 | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ | - | 1.1 | 1.7 | V |

### 4.3.2 Current consumption

The current consumption of the individual blocks is described in detail throughout this specification. For convenience, a summary table follows for standard use cases.

Table 8. Current consumption summary
PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{VIN}=3.6 \mathrm{~V}$, $\mathrm{VDDIO}=1.7 \mathrm{~V}$ to 3.6 V , LICELL $=1.8 \mathrm{~V}$ to 3.3 V , VSNVS $=3.0 \mathrm{~V}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{VIN}=3.6 \mathrm{~V}$, VDDIO $=3.3 \mathrm{~V}$, LICELL $=3.0 \mathrm{~V}, \mathrm{VSNVS}=3.0 \mathrm{~V}$ and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Mode | PF0100Z conditions | System conditions | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Coin Cell | VSNVS from LICELL All other blocks off $\mathrm{VIN}=0.0 \mathrm{~V}$ VSNVSVOLT[2:0] = 110 | No load on VSNVS | 4.0 | 7.0 | $\mu \mathrm{A}$ | (16),(18), <br> (21) |
| Off MMPF0100Z | VSNVS from VIN or LICELL Wake-up from PWRON active 32 kRC on All other blocks off VIN $\geq$ UVDET | No load on VSNVS, PMIC able to wake-up | 16 | 21 | $\mu \mathrm{A}$ | (17),(18) |
| Off MMPF0100AZ | VSNVS from VIN or LICELL Wake-up from PWRON active 32 kRC on All other blocks off VIN $\geq$ UVDET | No load on VSNVS, PMIC able to wake-up | 17 | 25 | $\mu \mathrm{A}$ | (17),(18) |
| Sleep | VSNVS from VIN <br> Wake-up from PWRON active <br> Trimmed reference active <br> SW3A/B PFM <br> Trimmed 16 MHz RC off 32 k RC on VREFDDR disabled $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C} \text { (PF0100AZ Only) } \end{aligned}$ | No load on VSNVS. DDR memories in self refresh | $\begin{aligned} & 122 \\ & 122 \end{aligned}$ | $\begin{aligned} & 220 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ | (18) |
| Standby MMPF0100Z | VSNVS from either VIN or LICELL SW1A/B combined in PFM SW1C in PFM <br> SW2 in PFM <br> SW3A/B combined in PFM <br> SW4 in PFM <br> SWBST off <br> Trimmed 16 MHz RC enabled <br> Trimmed reference active <br> VGEN1-6 enabled <br> VREFDDR enabled | No load on VSNVS. Processor enabled in low power mode. All rails powered on except boost (load $=0 \mathrm{~mA}$ ) | $\begin{aligned} & 297 \\ & 297 \end{aligned}$ | $\begin{gathered} 450^{(19)} \\ 1000^{(20)} \end{gathered}$ | $\mu \mathrm{A}$ | (18) |

Table 8. Current consumption summary (continued)
PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{VIN}=3.6 \mathrm{~V}$, VDDIO $=1.7 \mathrm{~V}$ to 3.6 V , LICELL $=1.8 \mathrm{~V}$ to 3.3 V , V SNVS $=3.0 \mathrm{~V}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{VIN}=3.6 \mathrm{~V}$, VDDIO $=3.3 \mathrm{~V}$, LICELL $=3.0 \mathrm{~V}$, VSNVS $=3.0 \mathrm{~V}$ and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Standby MMPF0100AZ | VSNVS from either VIN or LICELL SW1A/B combined in PFM SW1C in PFM <br> SW2 in PFM <br> SW3A/B combined in PFM <br> SW4 in PFM <br> SWBST off <br> Trimmed 16 MHz RC enabled <br> Trimmed reference active <br> VGEN1-6 enabled <br> VREFDDR enabled $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C} \end{aligned}$ | No load on VSNVS. Processor enabled in low power mode. All rails powered on except boost (load $=0 \mathrm{~mA}$ ) | $\begin{aligned} & 297 \\ & 297 \end{aligned}$ | $\begin{aligned} & 450 \\ & 550 \end{aligned}$ | $\mu \mathrm{A}$ | (18) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Notes
16. Refer to Figure 4 for coin cell mode characteristics over temperature.
17. When $\mathrm{V}_{\mathrm{IN}}$ is below the UVDET threshold, in the range of $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}}<2.65 \mathrm{~V}$, the quiescent current increases by $50 \mu \mathrm{~A}$, typically.
18. For PFM operation, headroom should be 300 mV or greater.
19. From $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
20. From $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
21. Additional current may be drawn in the coin cell mode when RESETBMCU is pulled up to VSNVS due an internal path from RESETBMCU to VIN. The additional current is $<30 \mu \mathrm{~A}$ with a pull up resistor of $100 \mathrm{k} \Omega$. The i.MX $6 \times$ processors have an internal pull up from the POR_B pin to the VDD_SNVS_IN pin. For i.MX 6x applications, if additional current in the coin cell mode is not desired, use an external switch to disconnect the RESETBMCU path when VIN is removed. For non-i.MX 6 applications, pull-up RESETBMCU to a rail that is off in the coin cell mode.


Figure 4. Current overtemperature waveforms

## 5 General description

The PF0100Z is the power management integrated circuit (PMIC) designed primarily for use with NXP's i.MX 6 series of application processors.

### 5.1 Features

This section summarizes the PF0100Z features.

- Input voltage range to PMIC: $2.8 \mathrm{~V}-4.5 \mathrm{~V}$
- Buck regulators
- Four to six channel configurable
- SW1A/B/C, 4.5 A (single); 0.3 V to 1.875 V
- SW1A/B, 2.5 A (single/dual); SW1C 2.0 A (independent); 0.3 V to 1.875 V
- SW2, 2.0 A; 0.4 V to $3.3 \mathrm{~V}\left(2.5 \mathrm{~A} ; 1.2 \mathrm{~V}\right.$ to $\left.3.3 \mathrm{~V}{ }^{(22)}\right)$
- SW3A/B, 2.5 A (single/dual); 0.4 V to 3.3 V
- SW3A, 1.25 A (independent); SW3B, 1.25 A (independent); 0.4 V to 3.3 V
- SW4, 1.0 A; 0.4 V to 3.3 V
- SW4, VTT mode provide DDR termination at $50 \%$ of SW3A
- Dynamic voltage scaling
- Modes: PWM, PFM, APS
- Programmable output voltage
- Programmable current limit
- Programmable soft start
- Programmable PWM switching frequency
- Programmable OCP with fault interrupt
- Boost regulator
- SWBST, 5.0 V to $5.15 \mathrm{~V}, 0.6 \mathrm{~A}$, OTG support
- Modes: PFM and Auto
- OCP fault interrupt
- LDOs
- Six user programable LDO
- VGEN1, 0.80 V to $1.55 \mathrm{~V}, 100 \mathrm{~mA}$
- VGEN2, 0.80 V to $1.55 \mathrm{~V}, 250 \mathrm{~mA}$
- VGEN3, 1.8 V to $3.3 \mathrm{~V}, 100 \mathrm{~mA}$
- VGEN4, 1.8 V to $3.3 \mathrm{~V}, 350 \mathrm{~mA}$
- VGEN5, 1.8 V to $3.3 \mathrm{~V}, 100 \mathrm{~mA}$
- VGEN6, 1.8 V to $3.3 \mathrm{~V}, 200 \mathrm{~mA}$
- Soft start
- LDO/switch supply
- VSNVS (1.0/1.1/1.2/1.3/1.5/1.8/3.0 V), $400 \mu \mathrm{~A}$
- DDR memory reference voltage
- VREFDDR, 0.6 V to $0.9 \mathrm{~V}, 10 \mathrm{~mA}$
- 16 MHz internal master clock
- OTP (one time programmable) memory for device configuration
- User programmable start-up sequence and timing
- Battery backed memory including coin cell charger
- $I^{2} \mathrm{C}$ interface
- User programmable standby, sleep, and off modes


## Notes

22. SW2 capable of 2.5 A in NP/F9/FA versions

### 5.2 Functional block diagram



Figure 5. Functional block diagram

### 5.3 Functional description

### 5.3.1 Power generation

The PF0100Z PMIC features four buck regulators (up to six independent outputs), one boost regulator, six general purpose LDOs, one switch/LDO combination, and a DDR voltage reference to supply voltages for the application processor and peripheral devices.
The number of independent buck regulator outputs can be configured from four to six, thereby providing flexibility to operate with higher current capability, or to operate as independent outputs for applications requiring more voltage rails with lower current demands. Further, SW1 and SW3 regulators can be configured as single/dual phase and/or independent converters. One of the buck regulators, SW4, can also operate as a tracking regulator when used for memory termination. The buck regulators provide the supply to processor cores and to other low voltage circuits such as IO and memory. Dynamic voltage scaling is provided to allow controlled supply rail adjustments for the processor cores and/or other circuitry.
Depending on the system power path configuration, the six general purpose LDO regulators can be directly supplied from the main input supply or from the switching regulators to power peripherals, such as audio, camera, Bluetooth, Wireless LAN, etc. A specific VREFDDR voltage reference is included to provide accurate reference voltage for DDR memories operating with or without VTT termination. The VSNVS block behaves as an LDO, or as a bypass switch to supply the SNVS/SRTC circuitry on the i.MX processors; VSNVS may be powered from $\mathrm{V}_{\mathrm{IN}}$, or from a coin cell.

### 5.3.2 Control logic

The PF0100Z PMIC is fully programmable via the $I^{2}$ C interface. Additional communication is provided by direct logic interfacing including interrupt and reset. Start-up sequence of the device is selected upon the initial OTP configuration explained in the Start-up section, or by configuring the "try before buy" feature to test different power up sequences before choosing the final OTP configuration.
The PF0100Z PMIC has the interfaces for the power buttons and dedicated signaling interfacing with the processor. It also ensures supply of critical internal logic and other circuits from the coin cell during brief interruptions from the main battery. A charger for the coin cell is included as well.

### 5.3.2.1 Interface signals

### 5.3.2.1.1 PWRON

PWRON is an input signal to the IC generating a turn-on event. It can be configured to detect a level, or an edge using the PWRON_CFG bit. Refer to section 6.4.2.1 Turn on events, page 30 for more details.

### 5.3.2.1.2 STANDBY

STANDBY is an input signal to the IC. When it is asserted, the part enters standby mode and when de-asserted, the part exits standby mode. STANDBY can be configured as active high or active low using the STANDBYINV bit. Refer to the section 6.4.1.3 Standby mode, page 28 for more details.
Note: When operating the PMIC at $\mathrm{V}_{\mathbb{I N}} \leq 2.85 \mathrm{~V}$ and VSNVS is programmed for a 3.0 V output, a coin cell must be present to provide VSNVS, or the PMIC does not reliably enter and exit the STANDBY mode.

### 5.3.2.1.3 RESETBMCU

RESETBMCU is an open-drain, active low output configurable for two modes of operation. In its default mode, it is de-asserted 2.0 ms to 4.0 ms after the last regulator in the start-up sequence is enabled; refer to Figure 6 as an example. In this mode, the signal can be used to bring the processor out of reset, or as an indicator all supplies have been enabled; it is only asserted for a turn-off event.
When configured for its fault mode, RESETBMCU is de-asserted after the start-up sequence is completed only if no faults occurred during start-up. At anytime, if a fault occurs and persists for 1.8 ms typically, RESETBMCU is asserted, LOW. The PF0100Z is turned off if the fault persists for more than 100 ms typically. The PWRON signal restarts the part, though if the fault persists, the sequence described previously is repeated. To enter the fault mode, set bit OTP_PG_EN of register OTP PWRGD EN to "1". This register, 0xE8, is located on Table 136. Extended page 1, page 106 of the register map. To test the fault mode, the bit may be set during TBB prototyping, or the mode may be permanently chosen by programming OTP fuses.

### 5.3.2.1.4 SDWNB

SDWNB is an open drain, active low output notifying the processor of an imminent PMIC shut down. It is asserted low for one 32 kHz clock cycle before powering down and then de-asserted in the OFF state.

### 5.3.2.1.5 INTB

INTB is an open-drain, active low output. It is asserted when any fault occurs, provided the fault interrupt is unmasked. INTB is de-asserted after the fault interrupt is cleared by software, which requires writing a " 1 " to the fault interrupt bit.

## 6 Functional block requirements and behaviors

### 6.1 Start-up

The PF0100Z can be configured to start-up from either the internal OTP configuration, or with a hard-coded configuration built in to the device. The internal hard-coded configuration is enabled by connecting the VDDOTP pin to VCOREDIG through a $100 \mathrm{k} \Omega$ resistor. The OTP configuration is enabled by connecting VDDOTP to GND.
For NP devices, selecting the OTP configuration causes the PF0100Z not to start-up. However, the PF0100Z can be controlled through the $I^{2} \mathrm{C}$ port for prototyping and programming. Once programmed, the NP device starts up with the customer programmed configuration.

### 6.1.1 Device start-up configuration

Table 9 shows the default configuration, which can be accessed on all devices as described previously, as well as the pre-programmed OTP configurations.

Table 9. Start-up configuration

| Registers | Default configuration | Pre-programmed OTP configuration |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | All devices | F0 | F6 | F8 | F9 | FA |
| Default ${ }^{2} \mathrm{C}$ Address | $0 \times 08$ | $0 \times 08$ | 0x08 | $0 \times 08$ | 0x08 | $0 \times 08$ |
| VSNVS_VOLT | 3.0 V | 3.0 V | 3.0 V | 3.0 V | 3.0 V | 3.0 V |
| SW1AB_VOLT | 1.375 V | 1.375 V | 1.375 V | 1.425 V | 1.375 V | 1.375 V |
| SW1AB_SEQ | 1 | 1 | 2 | 1 | 5 | 5 |
| SW1C_VOLT | 1.375 V | 1.375 V | 1.375 V | 1.425 V | 1.375 V | 1.375 V |
| SW1C_SEQ | 1 | 2 | 2 | 2 | 5 | 5 |
| SW2_VOLT | 3.0 V | 3.3 V | 3.3 V | 3.0 V | 1.375 V | 1.375 V |
| SW2_SEQ | 2 | 5 | 4 | 5 | 5 | 5 |
| SW3A_VOLT | 1.5 V | 1.5 V | 1.35 V | 1.5 V | 1.350 V | 1.5 V |
| SW3A_SEQ | 3 | 3 | 3 | 3 | 6 | 6 |
| SW3B_VOLT | 1.5 V | 1.5 V | 1.35 V | 1.5 V | 1.350 V | 1.5 V |
| SW3B_SEQ | 3 | 3 | 3 | 3 | 6 | 6 |
| SW4_VOLT | 1.8 V | 3.15 V | 1.8 V | 3.15 V | 1.825 V | 1.825 V |
| SW4_SEQ | 3 | 6 | 4 | - | 7 | 7 |
| SWBST_VOLT | - | 5.0 V | 5.0 V | - | 5.0 V | 5.0 V |
| SWBST_SEQ | - | 13 | Off | - | 10 | 10 |
| VREFDDR_SEQ | 3 | 3 | 3 | 3 | 6 | 6 |
| VGEN1_VOLT | - | 1.5 V | 1.2 V | 1.5 V | 1.2 V | 1.2 V |
| VGEN1_SEQ | - | 9 | 5 | - | - | - |
| VGEN2_VOLT | 1.5 V | 1.5 V | 1.5 V | 1.5 V | 1.5 V | 1.5 V |
| VGEN2_SEQ | 2 | 10 | Off | - | 8 | 8 |
| VGEN3_VOLT | - | 2.5 V | 2.8 V | 2.5 V | 1.8 V | 1.8 V |
| VGEN3_SEQ | - | 11 | 5 | - | 8 | 8 |
| VGEN4_VOLT | 1.8 V | 1.8 V | 1.8 V | 1.8 V | 3.0 V | 3.0 V |
| VGEN4_SEQ | 3 | 7 | 4 | - | 4 | 4 |

Table 9. Start-up configuration (continued)

| Registers | Default configuration | Pre-programmed OTP configuration |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | All devices | F0 | F6 | F8 | F9 | FA |
| VGEN5_VOLT | 2.5 V | 2.8 V | 3.3 V | 2.8 V | 2.5 V | 2.5 V |
| VGEN5_SEQ | 3 | 12 | 5 | - | 8 | 8 |
| VGEN6_VOLT | 2.8 V | 3.3 V | 3.0 V | 2.8 V | 2.8 V | 2.8 V |
| VGEN6_SEQ | 3 | 8 | 1 | 6 | 7 | 7 |
| PU CONFIG, SEQ_CLK_SPEED | 1.0 ms | 2.0 ms | 0.5 ms | 2.0 ms | 0.5 ms | 0.5 ms |
| PU CONFIG, SWDVS_CLK | $6.25 \mathrm{mV} / \mu \mathrm{s}$ | $1.5625 \mathrm{mV} / \mu \mathrm{s}$ | $6.25 \mathrm{mV} / \mu \mathrm{s}$ | $25 \mathrm{mV} / 16 \mu \mathrm{~s}$ | $6.25 \mathrm{mV} / \mu \mathrm{s}$ | $6.25 \mathrm{mV} / \mu \mathrm{s}$ |
| PU CONFIG, PWRON | Level sensitive |  |  |  |  |  |
| SW1AB CONFIG | SW1AB Single Phase, SW1C Independent Mode, 2.0 MHz |  |  |  | SW1ABC Single Phase, 2.0 MHz |  |
| SW1C CONFIG | 2.0 MHz |  |  |  |  |  |
| SW2 CONFIG | 2.0 MHz |  |  |  |  |  |
| SW3A CONFIG | SW3AB Single Phase, 2.0 MHz |  |  |  |  |  |
| SW3B CONFIG | 2.0 MHz |  |  |  |  |  |
| SW4 CONFIG | No VTT, 2.0 MHz |  |  |  |  |  |
| PG EN | RESETBMCU in Default Mode |  |  |  |  |  |


*VSNVS starts from 1.0 V if LICELL is valid before VIN.
Figure 6. Default start-up sequence

Table 10. Default start-up sequence timing

| Parameter | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{D} 1}$ | Turn-on delay of VSNVS | - | 5.0 | - | ms | (23) |
| $\mathrm{t}_{\mathrm{R} 1}$ | Rise time of VSNVS | - | 3.0 | - | ms |  |
| $\mathrm{t}_{\mathrm{D} 2}$ | User determined delay | - | 1.0 | - | ms |  |
| $\mathrm{t}_{\mathrm{R} 2}$ | Rise time of PWRON | - | (24) | - | ms |  |
| $t_{\text {D3 }}$ | Turn-on delay of first regulator |  |  |  |  |  |
|  | SEQ_CLK_SPEED[1:0] = 00 | - | 2.0 | - | ms |  |
|  | SEQ_CLK_SPEED[1:0] = 01 | - | 2.5 | - |  | (25) |
|  | SEQ_CLK_SPEED[1:0] = 10 | - | 4.0 | - |  |  |
|  | SEQ_CLK_SPEED[1:0] = 11 | - | 7.0 | - |  |  |
| $t_{\text {R3 }}$ | Rise time of regulators | - | 0.2 | - | ms | (26) |

Table 10. Default start-up sequence timing (continued)

| Parameter | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {D }}$ | Delay between regulators |  |  |  |  |  |
|  | SEQ_CLK_SPEED[1:0] = 00 | - | 0.5 | - | ms |  |
|  | SEQ_CLK_SPEED[1:0] = 01 | - | 1.0 | - |  |  |
|  | SEQ_CLK_SPEED[1:0] = 10 | - | 2.0 | - |  |  |
|  | SEQ_CLK_SPEED[1:0] = 11 | - | 4.0 | - |  |  |
| $\mathrm{t}_{\mathrm{R} 4}$ | Rise time of RESETBMCU | - | 0.2 | - | ms |  |
| $\mathrm{t}_{\mathrm{D} 5}$ | Turn-on delay of RESETBMCU | - | 2.0 | - | ms |  |

Notes
23. Assumes LICELL voltage is valid before $\mathrm{V}_{\mathbb{I}}$ is applied. If LICELL is not valid before $\mathrm{V}_{\mathbb{I}}$ is applied then VSNVS turn-on delay may extend to a maximum of 24 ms .
24. Depends on the external signal driving PWRON.
25. Default configuration.
26. Rise time is a function of slew rate of regulators and nominal voltage selected.

### 6.1.2 One time programmability (OTP)

OTP allows the programming of start-up configurations for a variety of applications. Before permanently programming the IC by programming fuses, a configuration may be prototyped by using the "try before buy" (TBB) feature. Further, an error correction code (ECC) algorithm is available to correct a single bit error and to detect multiple bit errors when fuses are programmed.
The following parameters which can be configured by OTP are listed.

- General: $I^{2} \mathrm{C}$ slave address, PWRON pin configuration, start-up sequence and timing
- Buck regulators: Output voltage, dual/single phase or independent mode configuration, switching frequency, and soft start ramp rate
- Boost regulator and LDOs: Output voltage

NOTE: When prototyping or programming fuses, the user must ensure register settings are consistent with the hardware configuration. This is most important for the buck regulators, where the quantity, size, and value of the inductors depend on the configuration (single/ dual phase or independent mode) and the switching frequency. Additionally, if an LDO is powered by a buck regulator, it is gated by the buck regulator in the start-up sequence.

### 6.1.2.1 Start-up sequence and timing

Each regulator has 5-bits allocated to program its start-up time slot from a turn on event; therefore, each can be placed from position one to thirty-one in the start-up sequence. The all zeros code indicates a regulator is not part of the start-up sequence and remains off. See Table 11. The delay between each position is equal; however, four delay options are available. See Table 12. The start-up sequence terminates at the last programmed regulator.

Table 11. Start-up sequence

| SWxx_SEQ[4:0]/ <br> VGENx_SEQ[4:0]/ <br> VREFDDR_SEQ[4:0] | Sequence |
| :---: | :---: |
| 00000 | Off |
| 00001 | SEQ_CLK_SPEED[1:0] * 1 |
| 00010 | SEQ_CLK_SPEED[1:0] ${ }^{*} 2$ |
| ${ }^{*}$ | ${ }^{*}$ |
| ${ }^{*}$ | ${ }^{*}$ |
| ${ }^{*}$ | ${ }^{*}$ |
| ${ }^{*}$ | ${ }^{*}$ |
| 11111 | SEQ_CLK_SPEED[1:0] * 31 |

PF0100Z

Table 12. Start-up Sequence Clock Speed

| SEQ_CLK_SPEED[1:0] | Time $(\boldsymbol{\mu s})$ |
| :---: | :---: |
| 00 | 500 |
| 01 | 1000 |
| 10 | 2000 |
| 11 | 4000 |

### 6.1.2.2 PWRON pin configuration

The PWRON pin can be configured as either a level sensitive input (PWRON_CFG = 0), or as an edge sensitive input (PWRON_CFG = 1). As a level sensitive input, an active high signal turns on the part and an active low signal turns off the part, or puts it into sleep mode. As an edge sensitive input, such as when connected to a mechanical switch, a falling edge turns on the part and if the switch is held low for greater than or equal to 4.0 seconds, the part turns off or enters sleep mode.

Table 13. PWRON configuration

| PWRON_CFG | Mode |
| :---: | :--- |
| 0 | PWRON pin HIGH = ON <br> PWRON pin LOW = OFF or sleep mode |
| 1 | PWRON pin pulled LOW momentarily = ON <br> PWRON pin LOW for 4.0 seconds = OFF or sleep mode |

### 6.1.2.3 $\quad I^{2} \mathrm{C}$ address configuration

The $I^{2} \mathrm{C}$ device address can be programmed from $0 \times 08$ to $0 \times 0 \mathrm{~F}$. This allows flexibility to change the $\mathrm{I}^{2} \mathrm{C}$ address to avoid bus conflicts. Address bit, I2C_SLV_ADDR[3] in OTP_I2C_ADDR register is hard coded to " 1 " while the lower three LSBs of the $I^{2} \mathrm{C}$ address (I2C_SLV_ADDR[2:0]) are programmable as shown in Table 14.

Table 14. $I^{2} \mathrm{C}$ address configuration

| I2C_SLV_ADDR[3] <br> hard coded | I2C_SLV_ADDR[2:0] | $\mathbf{I}^{2} \mathbf{C}$ device address <br> (Hex) |
| :---: | :---: | :---: |
| 1 | 000 | $0 \times 08$ |
| 1 | 001 | $0 \times 09$ |
| 1 | 010 | $0 \times 0 \mathrm{~A}$ |
| 1 | 011 | $0 \times 0 \mathrm{~B}$ |
| 1 | 100 | $0 \times 0 \mathrm{C}$ |
| 1 | 101 | $0 \times 0 \mathrm{D}$ |
| 1 | 110 | $0 \times 0 \mathrm{E}$ |
| 1 | 111 | $0 \times 0 \mathrm{~F}$ |

### 6.1.2.4 Soft start ramp rate

The start-up ramp rate or soft start ramp rate can be chosen from the same options as shown in 6.4.4.2.1 Dynamic voltage scaling, page 34.

### 6.1.3 OTP prototyping

Before permanently programming fuses, it is possible to test the desired configuration by using the "try before buy" feature. With this feature, the configuration is loaded from the OTP registers. These registers merely serve as temporary storage for the values to be written to the fuses, for the values read from the fuses, or for the values read from the default configuration. To avoid confusion, these registers are referred to as the TBBOTP registers. The portion of the register map concerning OTP is shown in Table 136 and Table 137.
The contents of the TBBOTP registers are initialized to zero when a valid VIN is first applied. The values then loaded into the TBBOTP registers depend on the setting of the VDDOTP pin and on the value of the TBB_POR and FUSE_POR bits. Refer to Table 15.

- If VDDOTP = VCOREDIG ( 1.5 V ), the values are loaded from the default configuration.
- If VDDOTP $=0.0 \mathrm{~V}$, TBB_POR $=0$ and FUSE_POR $=1$, the values are loaded from the fuses. In the MMPF0100Z, FUSE_POR1, FUSE_POR2, and FUSE_POR3 are XOR'ed into the FUSE_POR_XOR bit. The FUSE_POR_XOR must be 1 for fuses to be loaded. This is achieved by setting any one or all of the FUSE_PORx bits. The XOR function is removed in the MMPF0100AZ. It is required to set all of the FUSE_PORx bits to be able to load the fuses.
- If VDDOTP $=0.0 \mathrm{~V}$, TBB_POR $=0$ and FUSE_POR $=0$, the TBBOTP registers remain initialized at zero.

The initial value of TBB_POR is always " 0 "; only when VDDOTP $=0.0 \mathrm{~V}$ and TBB_POR is set to " 1 " are the values from the TBBOTP registers maintained and not loaded from a different source.
The contents of the TBBOTP registers are modified by $I^{2} \mathrm{C}$. To communicate with $I^{2} \mathrm{C}$, VIN must be valid and VDDIO, to which SDA and SCL are pulled up, must be powered by a 1.7 V to 3.6 V supply. $\mathrm{V}_{\mathrm{IN}}$, or the coin cell voltage must be valid to maintain the contents of the registers. To power on with the contents of the TBBOTP registers, the following conditions must exist; VIN is valid, VDDOTP $=0.0 \mathrm{~V}$, TBB_POR = 1, and there is a valid turn-on event. Refer to the application note AN4536 for an example of prototyping.

### 6.1.4 Reading OTP fuses

As described in the previous section, the contents of the fuses are loaded to the TBBOTP registers when the following conditions are met; VIN is valid, VDDOTP $=0.0 \mathrm{~V}, \mathrm{TBB}$ _POR $=0$ and FUSE_POR $=1$. If ECC were enabled at the time the fuses were programmed, the error corrected values can be loaded into the TBBOTP registers if desired. Once the fuses are loaded and a turn-on event occurs, the PMIC powers on with the configuration programmed in the fuses. For more details on reading the OTP fuses, see application note AN4536.

### 6.1.5 Programming OTP fuses

The programmable parameters are shown in the TBBOTP registers in the Table 136. Extended page 1, page 106 of the register map. The PF0100AZ offers ECC, the control registers for which functions are located in Table 137. Extended page 2, page 110 of the register map. There are ten banks of twenty-six fuses each which can be programmed. For more details on programming the OTP fuses, see application note AN4536.

Table 15. Source of start-up sequence

| VDDOTP(V) | TBB_POR | FUSE_POR | Start-up sequence |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | None |
| 0 | 0 | 1 | OTP fuses |
| 0 | 1 | x | TBBOTP registers |
| 1.5 | x | x | Factory defined |

### 6.2 16 MHz and 32 kHz clocks

There are two clocks: a trimmed $16 \mathrm{MHz}, \mathrm{RC}$ oscillator and an untrimmed $32 \mathrm{kHz}, \mathrm{RC}$ oscillator. The 16 MHz oscillator is specified within $-8.0 \% /+8.0 \%$. The 32 kHz untrimmed clock is only used in the following conditions:

- VIN < UVDET
- All regulators are in sleep mode
- All regulators are in PFM switching mode

A 32 kHz clock, derived from the 16 MHz trimmed clock, is used when accurate timing is needed under the following conditions:

- During start-up, VIN > UVDET
- PWRON_CFG = 1, for power button debounce timing

In addition, when the 16 MHz is active in the on mode, the debounce times in Table 26 are referenced to the 32 kHz derived from the 16 MHz clock. The exceptions are the LOWVINI and PWRONI interrupts, which are referenced to the 32 kHz untrimmed clock.

Table 16. 16 MHz clock specifications
PF0100Z TA $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=2.8 \mathrm{~V}$ to 4.5 V , LICELL $=1.8 \mathrm{~V}$ to 3.3 V and typical external component values. Typical values are characterized at $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, LICELL $=3.0 \mathrm{~V}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameters | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN16MHz }}$ | Operating voltage From VIN | 2.8 | - | 4.5 | V |  |
| $\mathrm{f}_{16 \mathrm{MHZ}}$ | 16 MHz clock frequency | 14.7 | 16 | 17.2 | MHz |  |
| $\mathrm{f}_{2 \mathrm{MHZ}}$ | 2.0 MHz clock frequency | 1.84 | - | 2.15 | MHz | $(27)$ |

Notes
27. The 2.0 MHz clock is derived from the 16 MHz clock.

### 6.2.1 Clock adjustment

The 16 MHz clock and hence the switching frequency of the regulators, can be adjusted to improve the noise integrity of the system. By changing the factory trim values of the 16 MHz clock, the user may add an offset as small as $\pm 3 \%$ of the nominal frequency. Contact your NXP representative for detailed information on this feature.

### 6.3 Bias and references block description

### 6.3.1 Internal core voltage references

All regulators use the main bandgap as the reference. The main bandgap is bypassed with a capacitor at VCOREREF. The bandgap and the rest of the core circuitry are supplied from VCORE. The performance of the regulators is directly dependent on the performance of the bandgap. No external DC loading is allowed on VCORE, VCOREDIG, or VCOREREF. VCOREDIG is kept powered as long as there is a valid supply and/or valid coin cell. Table 17 shows the main characteristics of the core circuitry.

Table 17. Core voltages electrical specifications ${ }^{(29)}$
PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=2.8 \mathrm{~V}$ to 4.5 V , LICELL $=1.8 \mathrm{~V}$ to 3.3 V , and typical external component values. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, LICELL $=3.0 \mathrm{~V}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameters | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCOREDIG (digital core supply) |  |  |  |  |  |  |
| VCoredig | Output voltage On mode ${ }^{(28)}$ Coin cell mode and off | - | $\begin{aligned} & 1.5 \\ & 1.3 \end{aligned}$ | - | V |  |
| VCORE (analog core supply) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {Core }}$ | Output voltage On mode and charging (28) Off and Coin cell mode | - | $\begin{gathered} 2.775 \\ 0.0 \end{gathered}$ | - | V |  |

Table 17. Core voltages electrical specifications ${ }^{(29)}$ (continued)
PF0100Z $T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=2.8 \mathrm{~V}$ to 4.5 V , LICELL $=1.8 \mathrm{~V}$ to 3.3 V , and typical external component values. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, LICELL $=3.0 \mathrm{~V}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameters | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCOREREF (bandgap / regulator reference) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {Coreref }}$ | Output voltage ${ }^{(28)}$ | - | 1.2 | - | V |  |
| $\mathrm{V}_{\text {Corerefacc }}$ | Absolute accuracy | - | 0.5 | - | \% |  |
| $\mathrm{V}_{\text {Corereftacc }}$ | Temperature drift | - | 0.25 | - | \% |  |

## Notes

28. $3.0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}$, no external loading on VCOREDIG, VCORE, or VCOREREF. Extended operation down to UVDET, but no system malfunction.
29. For information only

### 6.3.1.1 External components

Table 18. External components for core voltages

| Regulator | Capacitor value $(\mu \mathbf{F})$ |
| :---: | :---: |
| VCOREDIG | 1.0 |
| VCORE | 1.0 |
| VCOREREF | 0.22 |

### 6.3.2 VREFDDR voltage reference

VREFDDR is an internal PMOS half supply voltage follower capable of supplying up to 10 mA . The output voltage is at one half the input voltage. Its typically used as the reference voltage for DDR memories. A filtered resistor divider is utilized to create a low frequency pole. This divider uses a voltage follower to drive the load.


Figure 7. VREFDDR block diagram

### 6.3.2.1 VREFDDR control register

The VREFDDR voltage reference is controlled by a single bit in VREFDDCRTL register in Table 19.

Table 19. Register VREFDDCRTL - ADDR 0x6A

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| UNUSED | $3: 0$ | - | $0 \times 00$ | unused |
| VREFDDREN | 4 | R/W | $0 \times 00$ | Enable or disables VREFDDR output voltage <br> $0=$ VREFDDR disabled <br> $1=$ VREFDDR enabled |
| UNUSED | $7: 5$ | - | $0 \times 00$ | unused |

### 6.3.2.1.1 External components

Table 20. VREFDDR external components ${ }^{(30)}$

| Capacitor | Capacitance $(\mu \mathrm{F})$ |
| :---: | :---: |
| VINREFDDR $^{(31)}$ to VHALF | 0.1 |
| VHALF to GND $^{\text {VREFDDR }}$ | 0.1 |

## Notes

30. Use X5R or X7R capacitors.
31. VINREFDDR to GND, $1.0 \mu \mathrm{~F}$ minimum capacitance is provided by buck regulator output.

### 6.3.2.1.2 VREFDDR specifications

Table 21. VREFDDR electrical characteristics
PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{PF} 0100 \mathrm{AZ} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {REFDDR }}=0.0 \mathrm{~mA}, \mathrm{~V}_{\text {INREFDDR }}=1.5 \mathrm{~V}$ and typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{I N}=3.6 \mathrm{~V}, \mathrm{I}_{\text {REFDDR }}=0.0 \mathrm{~mA}, \mathrm{~V}_{\text {INREFDDR }}=1.5 \mathrm{~V}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

VREFDDR

| $\mathrm{V}_{\text {INREFDDR }}$ | Operating input voltage range | 1.2 | - | 1.8 | V |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {REFDDR }}$ | Operating load current range | 0.0 | - | 10 | mA |  |
| $\mathrm{I}_{\text {REFDDRLIM }}$ | Current limit <br> $I_{\text {REFDDR }}$ when $\mathrm{V}_{\text {REFDDR }}$ is forced to $\mathrm{V}_{\text {INREFDDR }} / 4$ | 10.5 | 15 | 25 | mA |  |
| $\mathrm{I}_{\text {REFDDRQ }}$ | Quiescent current | - | 8.0 | - | $\mu \mathrm{A}$ | $(32)$ |

Active Mode - DC

| $V_{\text {REFDDR }}$ | Output voltage $1.2 \mathrm{~V}<\mathrm{V}_{\text {INREFDDR }}<1.8 \mathrm{~V}$ $0.0 \mathrm{~mA}<\mathrm{I}_{\text {REFDDR }}<10 \mathrm{~mA}$ | - | $\mathrm{V}_{\text {INREFDDR }}$ | - | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {REFDDRTOL }}$ | Output voltage tolerance $\begin{aligned} & 1.2 \mathrm{~V}<\mathrm{V}_{\text {INREFDDR }}<1.8 \mathrm{~V} \\ & 0.6 \mathrm{~mA} \leq \mathrm{I}_{\text {REFDDR }} \leq 10 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C} \text { (PF0100AZ only) } \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -1.2 \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 1.2 \end{aligned}$ | \% |  |
| $V_{\text {REFDDRLOR }}$ | Load regulation $\begin{aligned} & 1.0 \mathrm{~mA}<\mathrm{I}_{\text {REFDDR }}<10 \mathrm{~mA} \\ & 1.2 \mathrm{~V}<\mathrm{V}_{\text {INREFDDR }}<1.8 \mathrm{~V} \end{aligned}$ | - | 0.40 | - | $\mathrm{mV} / \mathrm{mA}$ |  |

Table 21. VREFDDR electrical characteristics (continued)
PF0100Z $T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {REFDDR }}=0.0 \mathrm{~mA}, \mathrm{~V}_{\text {INREFDDR }}=1.5 \mathrm{~V}$ and typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {REFDDR }}=0.0 \mathrm{~mA}, \mathrm{~V}_{\text {INREFDDR }}=1.5 \mathrm{~V}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Active mode - AC


Notes
32. When VREFDDR is off there is a quiescent current of $1.5 \mu \mathrm{~A}$ typical.

### 6.4 Power generation

### 6.4.1 Modes of operation

The operation of the PF0100Z can be reduced to five states, or modes: on, off, sleep, standby, and coin cell. Figure 8 shows the state diagram of the PF0100Z, along with the conditions to enter and exit from each state.


Figure 8. State diagram
To complement the state diagram in Figure 8, a description of the states is provided in following sections. Note that $\mathrm{V}_{\text {IN }}$ must exceed the rising UVDET threshold to allow a power up. Refer to Table 28 for the UVDET thresholds. Additionally, $1^{2} \mathrm{C}$ control is not possible in the coin cell mode and the interrupt signal, INTB, is only active in sleep, standby, and on states.

### 6.4.1.1 On mode

The PF0100Z enters the on mode after a turn-on event. RESETBMCU is de-asserted, high, in this mode of operation.

### 6.4.1.2 Off mode

The PF0100Z enters the off mode after a turn-off event. A thermal shutdown event also forces the PF0100Z into the off mode. Only VCOREDIG and VSNVS are powered in the mode of operation. To exit the off mode, a valid turn-on event is required. RESETBMCU is asserted, low, in this mode.

### 6.4.1.3 Standby mode

- Depending on STANDBY pin configuration, standby is entered when the STANDBY pin is asserted. This is typically used for lowpower mode of operation.
- When STANDBY is de-asserted, standby mode is exited.

A product may be designed to go into a low-power mode after periods of inactivity. The STANDBY pin is provided for board level control of going in and out of such deep sleep modes (DSM).
When a product is in DSM, it may be able to reduce the overall platform current by lowering the regulator output voltage, changing the operating mode of the regulators, or disabling some regulators. The configuration of the regulators in standby is pre-programmed through the $\mathrm{I}^{2} \mathrm{C}$ interface.
Note that the STANDBY pin is programmable for active high or active low polarity, and decoding of a Standby event takes into account the programmed input polarity, as shown in Table 22. When the PF0100Z is powered up first, regulator settings for the standby mode are mirrored from the regulator settings for the on mode. To change the STANDBY pin polarity to active low, set the STANDBYINV bit via software first, and then change the regulator settings for standby mode as required. For simplicity, STANDBY is generally referred to as active high throughout this document.

Table 22. Standby pin and polarity control

| STANDBY (pin) ${ }^{(34)}$ | ${\text { STANDBYINV }\left(\mathbf{l}^{\mathbf{2}} \mathbf{C} \mathbf{\text { bit }}\right)^{(35)}}^{\text {STANDBY control }}{ }^{(33)}$ |  |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Notes
33. STANDBY $=0$ : System is not in standby, STANDBY $=1$ : System is in standby
34. The state of the STANDBY pin only has influence in on mode.
35. Bit 6 in power control register (ADDR - $0 \times 1 \mathrm{~B}$ )

Since STANDBY pin activity is driven asynchronously to the system, a finite time is required for the internal logic to qualify and respond to the pin level changes. A programmable delay is provided to hold off the system response to a Standby event. This allows the processor and peripherals some time after a standby instruction was received to terminate processes to facilitate seamless entering into standby mode.
When enabled (STBYDLY $=01$, 10, or 11) per Table 23, STBYDLY delays the standby initiated response for the entire IC, until the STBYDLY counter expires. An allowance should be made for three additional 32 k cycles required to synchronize the standby event.

Table 23. STANDBY delay - initiated response

| STBYDLY[1:0] $^{(\mathbf{3 6 )}}$ | Function |
| :---: | :--- |
| 00 | No delay |
| 01 | One 32 k period (default) |
| 10 | Two 32 k periods |
| 11 | Three 32 k periods |

Notes
36. Bits [5:4] in Power Control Register (ADDR - 0x1B)

### 6.4.1.4 Sleep mode

- Depending on the PWRON pin configuration, sleep mode is entered when PWRON is de-asserted and SWxOMODE bit is set.
- To exit sleep mode, assert the PWRON pin.

In the sleep mode, the regulator uses the set point as programmed by SW1xOFF[5:0] for SW1A/B/C and by SWxOFF[6:0] for SW2, SW3A/ B, and SW4. The activated regulators maintain settings for this mode and voltage until the next turn-on event. Table 24 shows the control bits in sleep mode. During sleep mode, interrupts are active and the INTB pin reports any unmasked fault event.

## PF0100Z

Table 24. Regulator mode control

| SWxOMODE | Off operational mode (sleep) ${ }^{(37)}$ |
| :---: | :---: |
| 0 | Off |
| 1 | PFM |

Notes
37. For sleep mode, an activated switching regulator, should use the off mode set point as programmed by SW1xOFF[5:0] for SW1A/B/C and SWxOFF[6:0] for SW2, SW3A/B, and SW4.

### 6.4.1.5 Coin cell mode

In the coin cell state, the coin cell is the only valid power source $\left(\mathrm{V}_{\mathbb{I N}}=0.0 \mathrm{~V}\right)$ to the PMIC. No turn-on event is accepted in the coin cell state. Transition to the OFF state requires that $\mathrm{V}_{\text {IN }}$ surpasses UVDET threshold. RESETBMCU is held low in this mode.
If the coin cell is depleted, a complete system reset occurs. At the next application of power and the detection of a turn-on event, the system is re-initialized with all $I^{2} \mathrm{C}$ bits including those reset on COINPORB, which are restored to their default states.

### 6.4.2 State machine flow summary

Table 25 provides a summary matrix of the PF0100Z flow diagram to show the conditions needed to transition from one state to another.
Table 25. State machine flow summary

| STATE |  | Next state |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OFF | Coin cell | Sleep | Standby | ON |
|  | OFF | X | $\mathrm{V}_{\mathrm{IN}}<$ UVDET | X | X | $\begin{gathered} \text { PWRON_CFG }=0 \\ \text { PWRON }=1 \& V_{\text {IN }}>\text { UVDET } \\ \text { or } \\ \text { PWRON_CFG }=1 \\ \text { PWRON }=0<4.0 \mathrm{~s} \\ \& V_{I N}>\text { UNDET } \end{gathered}$ |
|  | Coin cell | $\mathrm{V}_{\text {IN }}>$ UVDET | X | X | X | X |
|  | Sleep | Thermal Shutdown PWRON_CFG $=1$ PWRON $=0 \geq 4.0 \mathrm{~s}$ Any SWxOMODE $=1 \&$ PWRONRSTEN $=1$ | $\mathrm{V}_{\mathrm{IN}}<$ UVDET | X | X | $\begin{gathered} \text { PWRON_CFG }=0 \\ \text { PWRON }=1 \& V_{\text {IN }}>\text { UVDET } \\ \text { or } \\ \text { PWRON_CFG }=1 \\ \text { PWRON }=0<4.0 \mathrm{~s} \& \\ \text { VIIN }>\text { UNDET } \end{gathered}$ |
|  | Standby | ```Thermal Shutdown PWRON_CFG \(=0\) PWRŌN = 0 All SWxOMODE \(=0\) or PWRON_CFG = 1 PWRON \(=0 \geq 4.0 \mathrm{~s}\) All SWxOMODE \(=0\) \& PWRONRSTEN = 1``` | $\mathrm{V}_{\mathrm{IN}}<$ UVDET | PWRON_CFG $=0$ PWRŌN = 0 <br> Any SWxOMODE = 1 or PWRON_CFG $=1$ PWRON $=0 \geq 4.0 \mathrm{~s}$ Any SWxOMODE = 1 \& PWRONRSTEN = 1 | X | Standby de-asserted |
|  | ON | $\begin{gathered} \text { Thermal Shutdown } \\ \hline \text { PWRON_CFG }=0 \\ \text { PWRON }=0 \\ \text { All SWxOMODE }=0 \\ \text { or } \\ \text { PWRON_CFG }=1 \\ \text { PWRON }=0 \geq 4.0 \text { s } \\ \text { All SWxOMODE }=0 \text { \& } \\ \text { PWRONRSTEN }=1 \end{gathered}$ | $\mathrm{V}_{\mathrm{IN}}<$ UVDET | $\begin{gathered} \text { PWRON_CFG = } 0 \\ \text { PWRŌN = } 0 \end{gathered}$ <br> Any SWxOMODE $=1$ or <br> PWRON_CFG $=1$ <br> PWRON $=0 \geq 4.0 \mathrm{~s}$ <br> Any SWxOMODE = 1 \& PWRONRSTEN = 1 | Standby asserted | X |

### 6.4.2.1 Turn on events

From off and sleep modes, the PMIC is powered on by a turn-on event. The type of turn-on event depends on the configuration of PWRON. PWRON may be configured as an active high when PWRON_CFG $=0$, or as the input of a mechanical switch when PWRON_CFG $=1$. $V_{\text {IN }}$ must be greater than UVDET for the PMIC to turn-on. When PWRON is configured as an active high and PWRON is high (pulled up to VSNVS) before $\mathrm{V}_{I N}$ is valid, a $\mathrm{V}_{\mathbb{I N}}$ transition from 0.0 V to a voltage greater than UVDET is also a turn-on event. See the state diagram, Figure 8, and the Table 25 for more details. Any regulator enabled in the sleep mode remains enabled when transitioning from sleep to on, the regulator does not turn off and then on again to match the start-up sequence. The following is a more detailed description of the PWRON configurations:

- If PWRON_CFG $=0$, the $\operatorname{PWRON}$ signal is high and $V_{I N}>$ UVDET, the PMIC turns on; the interrupt and sense bits, PWRONI and PWRONS respectively, are set.
- If PWRON_CFG $=1, \mathrm{~V}_{I N}>$ UVDET and PWRON transitions from high to low, the PMIC turns on; the interrupt and sense bits, PWRONI and PWRONS respectively, are set.
The sense bit shows the real time status of the PWRON pin. In this configuration, the PWRON input can be a mechanical switch debounced through a programmable debouncer, PWRONDBNC[1:0], to avoid a response to a very short (unintentional) key press. The interrupt is generated for both the falling and the rising edge of the PWRON pin. By default, a 30 ms interrupt debounce is applied to both falling and rising edges. The falling edge debounce timing can be extended with PWRONDBNC[1:0] as defined in Table 26. The interrupt is cleared by software, or when cycling through the off mode.

Table 26. PWRON hardware debounce bit settings

| Bits | State | Turn on <br> debounce (ms) | Falling edge INT <br> debounce (ms) | Rising edge INT <br> debounce (ms) |
| :---: | :---: | :---: | :---: | :---: |
| PWRONDBNC[1:0] | 00 | 0.0 | 31.25 | 31.25 |
|  | 01 | 31.25 | 31.25 | 31.25 |
|  | 10 | 125 | 125 | 31.25 |
|  | 11 | 750 | 750 | 31.25 |

Notes
38. The sense bit, PWRONS, is not debounced and follows the state of the PWRON pin.

### 6.4.2.2 Turn off events

### 6.4.2.2.1 PWRON pin

The PWRON pin is used to power off the PF0100Z. The PWRON pin can be configured with OTP to power off the PMIC under the following two conditions:

1. PWRON_CFG bit $=0, S W x O M O D E$ bit $=0$ and $\operatorname{PWRON}$ pin is low.
2. $\operatorname{PWRON}$ _CFG bit $=1, S W x O M O D E$ bit $=0, P W R O N R S T E N=1$ and $P W R O N$ is held low for longer than 4.0 seconds. Alternatively, the system can be configured to restart automatically by setting the RESTARTEN bit.

### 6.4.2.2.2 Thermal protection

If the die temperature surpasses a given threshold, the thermal protection circuit powers off the PMIC to avoid damage. A turn-on event does not power on the PMIC while it is in thermal protection. The part remains in off mode until the die temperature decreases below a given threshold. There are no specific interrupts related to this other than the warning interrupt. See 4.2.1 Power dissipation, page 10 for more detailed information.

### 6.4.2.2.3 Undervoltage detection

When the voltage at VIN drops below the undervoltage falling threshold, UVDET, the state machine transitions to the coin cell mode.

### 6.4.3 Power tree

The PF0100Z PMIC features six buck regulators, one boost regulator, six general purpose LDOs, one switch/LDO combination, and a DDR voltage reference to supply voltages for the application processor and peripheral devices. The buck regulators as well as the boost regulator are supplied directly from the main input supply $\left(\mathrm{V}_{\mathrm{IN}}\right)$. The inputs to all of the buck regulators must be tied to VIN, whether they are powered on or off. The six general use LDO regulators are directly supplied from the main input supply or from the switching regulators depending on the application requirements. Since VREFDDR is intended to provide DDR memory reference voltage, it should be supplied by any rail supplying voltage to DDR memories; the typical application recommends the use of SW3 as the input supply for VREFDDR. VSNVS is supplied by either the main input supply or the coin cell. Refer to Table 27 for a summary of all power supplies provided by the PF0100Z.

Table 27. Power tree summary

| Supply | Output voltage (V) | Step size (mV) | Maximum load current (mA) |
| :---: | :---: | :---: | :---: |
| SW1A/B | $0.3-1.875$ | 25 | 2500 |
| SW1C | $0.3-1.875$ | 25 | 2000 |
| SW2 | $0.4-3.3$ | $25 / 50$ | $20000^{(40)}$ |
| SW3A/B | $0.4-3.3$ | $25 / 50$ | $12500^{(39)}$ |
| SW4 | $0.5^{*}$ SW3A_OUT, $0.4-3.3$ | $25 / 50$ | 1000 |
| SWBST | $5.00 / 5.05 / 5.10 / 5.15$ | 50 | 600 |
| VGEN1 | $0.80-1.55$ | 50 | 100 |
| VGEN2 | $0.80-1.55$ | 50 | 250 |
| VGEN3 | $1.8-3.3$ | 100 | 100 |
| VGEN4 | $1.8-3.3$ | 100 | 350 |
| VGEN5 | $1.8-3.3$ | 100 | 100 |
| VGEN6 | $1.8-3.3$ | 100 | 200 |
| VSNVS | $1.0-3.0$ | NA | 0.4 |
| VREFDDR | $0.5^{*}$ SW3A_OUT | NA | 10 |

Notes
39. Current rating per independent phase, when SW3A/B is set in single or dual phase, current capability is up to 2500 mA .
40. SW2 capable of 2500 mA in NP/F9/FA versions

Figure 9 shows a simplified power map with various recommended options to supply the different block within the PF0100Z, as well as the typical application voltage domain on the i.MX 6X processor. Note that each application power tree is dependent upon the system's voltage and current requirements, therefore a proper input voltage should be selected for the regulators.
The minimum operating voltage for the main $\mathrm{V}_{\mathrm{IN}}$ supply is 2.8 V , for lower voltages proper operation is not guaranteed. However at initial power up, the input voltage must surpass the rising UVDET threshold before proper operation is guaranteed. Refer to the representative tables and text specifying each supply for information on performance metrics and operating ranges. Table 28 summarizes the UVDET thresholds.

Table 28. UVDET threshold

| UVDET threshold | $\mathbf{V}_{\mathbf{I N}}$ |
| :---: | :---: |
| Rising | 3.1 V |
| Falling | 2.65 V |



Figure 9. PF0100Z typical power map

### 6.4.4 Buck regulators

Each buck regulator is capable of operating in PFM, APS, and PWM switching modes.

### 6.4.4.1 Current limit

Each buck regulator has a programmable current limit. In an overcurrent condition, the current is limited cycle-by-cycle. If the current limit condition persists for more than 8.0 ms , a fault interrupt is generated.

### 6.4.4.2 General control

To improve system efficiency the buck regulators can operate in different switching modes. Changing between switching modes can occur by any of the following means: $I^{2} \mathrm{C}$ programming, exiting/entering the standby mode, exiting/entering sleep mode, and load current variation. Available switching modes for buck regulators are presented in Table 29.

Table 29. Switching mode description

| Mode | Description |
| :---: | :--- |
| OFF | The regulator is switched off and the output voltage is discharged. |
| PFM | In this mode, the regulator is always in PFM mode, which is useful at light loads for optimized efficiency. |
| PWM | In this mode, the regulator is always in PWM mode operation regardless of load conditions. |
| APS | In this mode, the regulator moves automatically between pulse skipping mode and PWM mode depending on load conditions. |

During soft-start of the buck regulators, the controller transitions through the PFM, APS, and PWM switching modes. 3.0 ms (typical) after the output voltage reaches regulation, the controller transitions to the selected switching mode. Depending on the particular switching mode selected, additional ripple may be observed on the output voltage rail as the controller transitions between switching modes. Contact your NXP representative for application considerations if you are using load switches in series with the buck regulator outputs. Table 30 summarizes the buck regulator programmability for normal and standby modes.

Table 30. Regulator mode control

| SWxMODE[3:0] | Normal mode | Standby mode |
| :---: | :---: | :---: |
| 0000 | Off | Off |
| 0001 | PWM | Off |
| 0010 | Reserved | Reserved |
| 0011 | PFM | Off |
| 0100 | APS | Off |
| 0101 | PWM | PWM |
| 0110 | PWM | APS |
| 0111 | Reserved | Reserved |
| 1000 | Reserved | Reserved |
| 1001 | Reserved | Reserved |
| 1010 | Reserved | Reserved |
| 1011 | APS | PFM |
| 1100 | PWM | PFM |
| 1101 | Reserved | Reserved |
| 1110 | Reserved | Reserved |
| 1111 |  | PPS |

Transitioning between normal and standby modes can affect a change in switching modes as well as output voltage. The rate of the output voltage change is controlled by the dynamic voltage scaling (DVS), explained in 6.4.4.2.1 Dynamic voltage scaling, page 34. For each regulator, the output voltage options are the same for normal and standby modes.

When in standby mode, the regulator outputs the voltage programmed in its standby voltage register and operates in the mode selected by the SWxMODE[3:0] bits. Upon exiting standby mode, the regulator returns to its normal switching mode and its output voltage programmed in its voltage register.
Any regulators whose SWxOMODE bit is set to " 1 " enters sleep mode if a PWRON turn-off event occurs, and any regulator whose SWxOMODE bit is set to " 0 " is turned off. In sleep mode, the regulator outputs the voltage programmed in its off (sleep) voltage register and operates in the PFM mode. The regulator exits the sleep mode when a turn-on event occurs. Any regulator whose SWxOMODE bit is set to " 1 " remains on and changes to its normal configuration settings when exiting the sleep state to the on state. Any regulator whose SWxOMODE bit is set to " 0 " powers up with the same delay in the start-up sequence as when powering on from off. At this point, the regulator returns to its default ON state output voltage and switch mode settings.
Table 24 shows the control bits in sleep mode. When sleep mode is activated by the SWxOMODE bit, the regulator uses the set point as programmed by SW1xOFF[5:0] for SW1A/B/C and by SWxOFF[6:0] for SW2, SW3A/B, and SW4.

### 6.4.4.2.1 Dynamic voltage scaling

To reduce overall power consumption, processor core voltages can be varied depending on the mode or activity level of the processor.

1. Normal operation: The output voltage is selected by $I^{2} C$ bits $S W 1 x[5: 0]$ for $S W 1 A / B / C$ and $S W x[6: 0]$ for $S W 2$, SW3A/B, and SW4. A voltage transition initiated by $\mathrm{I}^{2} \mathrm{C}$ is governed by the DVS stepping rates shown in Table 33 and Table 34.
2. Standby mode: The output voltage can be higher, or lower than in normal operation, but is typically selected to be the lowest state retention voltage of a given processor; it is selected by ${ }^{2} \mathrm{C}$ bits $\operatorname{SW} 1 \times S T B Y[5: 0]$ for $\operatorname{SW} 1 \mathrm{~A} / \mathrm{B} / \mathrm{C}$ and by bits SW xSTBY[6:0] for SW2, SW3A/B, and SW4. Voltage transitions initiated by a standby event are governed by the SW1xDVSSPEED[1:0] and SWxDVSSPEED[1:0] $I^{2} \mathrm{C}$ bits shown in Table 33 and Table 34, respectively.
3. Sleep mode: The output voltage can be higher or lower than in normal operation, but is typically selected to be the lowest state retention voltage of a given processor; it is selected by $I^{2} \mathrm{C}$ bits $\mathrm{SW} 1 \mathrm{xOFF}[5: 0]$ for $\mathrm{SW} 1 \mathrm{~A} / \mathrm{B} / \mathrm{C}$ and by bits SW xOFF[6:0] for SW2, SW3A/B, and SW4. Voltage transitions initiated by a turn-off event are governed by the SW1xDVSSPEED[1:0] and SWxDVSSPEED[1:0] $1^{2} \mathrm{C}$ bits shown in Table 33 and Table 34, respectively.
Table 31, Table 32, Table 33, and Table 34 summarize the set point control and DVS time stepping applied to all regulators.
Table 31. DVS control logic for SW1A/B/C

| STANDBY | Set point selected by |
| :---: | :---: |
| 0 | SW1x[5:0] |
| 1 | SW1xSTBY[5:0] |

Table 32. DVS control logic for SW2, SW3A/B, and SW4

| STANDBY | Set point selected by |
| :---: | :---: |
| 0 | $S W \times[6: 0]$ |
| 1 | $S W \times S T B Y[6: 0]$ |

Table 33. DVS speed selection for SW1A/B/C

| SW1xDVSSPEED[1:0] | Function |
| :---: | :---: |
| 00 | 25 mV step each $2.0 \mu \mathrm{~s}$ |
| 01 (default) | 25 mV step each $4.0 \mu \mathrm{~s}$ |
| 10 | 25 mV step each $8.0 \mu \mathrm{~s}$ |
| 11 | 25 mV step each $16 \mu \mathrm{~s}$ |

PF0100Z

Table 34. DVS Speed Selection for SW2, SW3A/B, and SW4

| SWxDVSSPEED[1:0] | Function $\text { SWx[6] }=0 \text { or SWxSTBY[6] }=0$ | Function $\operatorname{SWx[6]}=1 \text { or SWxSTBY[6] = } 1$ |
| :---: | :---: | :---: |
| 00 | 25 mV step each $2.0 \mu \mathrm{~s}$ | 50 mV step each 4.0 s |
| 01 (default) | 25 mV step each $4.0 \mu \mathrm{~s}$ | 50 mV step each $8.0 \mu \mathrm{~s}$ |
| 10 | 25 mV step each $8.0 \mu \mathrm{~s}$ | 50 mV step each $16 \mu \mathrm{~s}$ |
| 11 | 25 mV step each $16 \mu \mathrm{~s}$ | 50 mV step each $32 \mu \mathrm{~s}$ |

The regulators have a strong sourcing capability and sinking capability in PWM mode, therefore the fastest rising and falling slopes are determined by the regulator in PWM mode. However, if the regulators are programmed in PFM or APS mode during a DVS transition, the falling slope can be influenced by the load. Additionally, as the current capability in PFM mode is reduced, controlled DVS transitions in PFM mode could be affected. Critically timed DVS transitions are best assured with PWM mode operation.
The following diagram shows the general behavior for the regulators when initiated with $I^{2} \mathrm{C}$ programming, or standby control. During the DVS period the overcurrent condition on the regulator should be masked.


Figure 10. Voltage stepping with DVS

### 6.4.4.2.2 Regulator phase clock

The SWxPHASE[1:0] bits select the phase of the regulator clock as shown in Table 35. By default, each regulator is initialized at $90^{\circ}$ out of phase with respect to each other. For example, SW1x is set to $0^{\circ}, \mathrm{SW} 2$ is set to $90^{\circ}, \mathrm{SW} 3 \mathrm{~A} / \mathrm{B}$ is set to $180^{\circ}$, and SW4 is set to $270^{\circ}$ by default at power up.

Table 35. Regulator phase clock selection

| SWxPHASE[1:0] | Phase of clock sent to regulator <br> (degrees) |
| :---: | :---: |
| 00 | 0 |
| 01 | 90 |
| 10 | 180 |
| 11 | 270 |

The SWxFREQ[1:0] register is used to set the desired switching frequency for each one of the buck regulators. Table 37 shows the selectable options for SWxFREQ[1:0]. For each frequency, all phases will be available, this allows regulators operating at different frequencies to have different relative switching phases. However, not all combinations are practical. For example, $2.0 \mathrm{MHz}, 9{ }^{\circ}$ and $4.0 \mathrm{MHz}, 180^{\circ}$ are the same in terms of phasing. Table 36 shows the optimum phasing when using more than one switching frequency.

Table 36. Optimum phasing

| Frequencies | Optimum phasing |
| :---: | :---: |
| 1.0 MHz | $0^{\circ}$ |
| 2.0 MHz | $180^{\circ}$ |
| 1.0 MHz | $0^{\circ}$ |
| 4.0 MHz | $180^{\circ}$ |
| 2.0 MHz | $0^{\circ}$ |
| 4.0 MHz | $180^{\circ}$ |
| 1.0 MHz | $0^{\circ}$ |
| 2.0 MHz | $90^{\circ}$ |
| 4.0 MHz | $90^{\circ}$ |

Table 37. Regulator frequency configuration

| SWxFREQ[1:0] | Frequency |
| :---: | :---: |
| 00 | 1.0 MHz |
| 01 | 2.0 MHz |
| 10 | 4.0 MHz |
| 11 | Reserved |

### 6.4.4.2.3 Programmable maximum current

The maximum current, ISWx ${ }_{\mathrm{MAX}}$, of each buck regulator is programmable. This allows the use of smaller inductors where lower currents are required. Programmability is accomplished by choosing the number of paralleled power stages in each regulator. The SWx_PWRSTG[2:0] bits in Table 137. Extended page 2, page 110 of the register map control the number of power stages. See Table 38 for the programmable options. Bit[0] must always be enabled to ensure the stage with the current sensor is chosen. The default setting, SWx_PWRSTG[2:0] = 111, represents the highest maximum current. The current limit for each option is also scaled by the percentage of power stages that are enabled.

Table 38. Programmable current configuration

| Regulators | Control bits |  |  | \% of power stages enabled | Rated current (A) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SW1AB | SW1AB_PWRSTG[2:0] |  |  |  | $\mathrm{ISW}^{1} \mathrm{AB}_{\text {MAX }}$ |
|  | 0 | 0 | 1 | 40\% | 1.0 |
|  | 0 | 1 | 1 | 80\% | 2.0 |
|  | 1 | 0 | 1 | 60\% | 1.5 |
|  | 1 | 1 | 1 | 100\% | 2.5 |
| SW1C | SW1C_PWRSTG[2:0] |  |  |  | ISW1C ${ }_{\text {MAX }}$ |
|  | 0 | 0 | 1 | 43\% | 0.9 |
|  | 0 | 1 | 1 | 58\% | 1.2 |
|  | 1 | 0 | 1 | 86\% | 1.7 |
|  | 1 | 1 | 1 | 100\% | 2.0 |
| SW2 | SW2_PWRSTG[2:0] |  |  |  | $\mathrm{ISW}^{\text {MAX }}$ |
|  | 0 | 0 | 1 | 38\% | 0.75 |
|  | 0 | 1 | 1 | 75\% | 1.5 |
|  | 1 | 0 | 1 | 63\% | 1.25 |
|  | 1 | 1 | 1 | 100\% | 2.0 |

Table 38. Programmable current configuration (continued)

| Regulators | Control bits |  |  | \% of power stages enabled | Rated current (A) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SW3A | SW3A_PWRSTG[2:0] |  |  |  | $I^{\text {IS }} 3 \mathrm{~A}_{\text {MAX }}$ |
|  | 0 | 0 | 1 | 40\% | 0.5 |
|  | 0 | 1 | 1 | 80\% | 1.0 |
|  | 1 | 0 | 1 | 60\% | 0.75 |
|  | 1 | 1 | 1 | 100\% | 1.25 |
| SW3B | SW3B_PWRSTG[2:0] |  |  |  | ISW3B ${ }_{\text {MAX }}$ |
|  | 0 | 0 | 1 | 40\% | 0.5 |
|  | 0 | 1 | 1 | 80\% | 1.0 |
|  | 1 | 0 | 1 | 60\% | 0.75 |
|  | 1 | 1 | 1 | 100\% | 1.25 |
| SW4 | SW4_PWRSTG[2:0] |  |  |  | ISW4 ${ }_{\text {MAX }}$ |
|  | 0 | 0 | 1 | 50\% | 0.5 |
|  | 0 | 1 | 1 | 75\% | 0.75 |
|  | 1 | 0 | 1 | 75\% | 0.75 |
|  | 1 | 1 | 1 | 100\% | 1.0 |

### 6.4.4.3 SW1A/B/C

SW1/A/B/C are 2.5 A to 4.5 A buck regulators which can be configured in various phasing schemes, depending on the desired cost/ performance trade-offs. The following configurations are available:

- SW1A/B/C single phase with one inductor
- SW1A/B as a single phase with one inductor and SW1C in independent mode with one inductor
- SW1A/B as a dual phase with two inductors and SW1C in independent mode with one inductor

The desired configuration is programmed by OTP by using SW1_CONFIG[1:0] bits in the register map Table 136. Extended page 1, page 106, as shown in Table 39.

Table 39. SW1 configuration

| SW1_CONFIG[1:0] | Description |
| :---: | :--- |
| 00 | A/B/C single phase |
| 01 | A/B single phase <br> C independent mode |
| 10 | A/B dual phase <br> C independent mode |
| 11 | Reserved |

### 6.4.4.3.1 $\mathrm{SW} 1 \mathrm{~A} / \mathrm{B} / \mathrm{C}$ single phase

In this configuration, all phases $A, B$, and $C$, are connected together to a single inductor, thus, providing up to 4.50 A current capability for high current applications. The feedback and all other controls are accomplished by use of pin SW1CFB and SW1C control registers, respectively. Figure 11 shows the connection for SW1A/B/C in single phase mode.
During single phase mode operation, all three phases use the same configuration for frequency, phase, and DVS speed set in the SW1CCONF register. However, the same configuration settings for frequency, phase, and DVS speed setting on SW1AB registers should be used. The SW1FB pin should be left floating in this configuration.


Figure 11. SW1A/B/C single phase block diagram

### 6.4.4.3.2 SW1A/B single phase - SW1C independent mode

In this configuration, SW1A/B is connected as a single phase with a single inductor, while SW1C is used as an independent output, using its own inductor and configurations parameters. This configuration allows reduced component count by using only one inductor for SW1A/B. As mentioned before, SW1A/B and SW1C operate independently from one another, thus, they can be operated with a different voltage set point for normal, standby, and sleep modes, as well as switching mode selection and on/off control. Figure 12 shows the physical connection for SW1A/B in single phase and SW1C as an independent output.


Figure 12. SW1A/B single phase, SW1C independent mode block diagram
Both SW1ALX and SW1BLX nodes operate at the same DVS, frequency, and phase configured by the SW1ABCONF register, while SW1CLX node operates independently, using the configuration in the SW1CCONF register.

### 6.4.4.3.3 SW1A/B dual phase - SW1C independent mode

In this mode, SW1A/B is connected in dual phase mode using one inductor per switching node, while SW1C is used as an independent output using its own inductor and configuration parameters. This mode provides a smaller output voltage ripple on the SW1A/B output. As mentioned before, SW1A/B and SW1C operate independently from one another, thus, they can be operated with a different voltage set point for normal, standby, and sleep modes, as well as switching mode selection and on/off control. Figure 13 shows the physical connection for SW1A/B in dual phase and SW1C as an independent output.


Figure 13. SW1A/B dual phase, SW1C independent mode block diagram
In this mode of operation, SW1ALX and SW1BLX nodes operate automatically at $180^{\circ}$ phase shift from each other and use the same frequency and DVS configured by SW1ABCONF register, while SW1CLX node operate independently using the configuration in the SW1CCONF register.

### 6.4.4.3.4 SW1A/B/C setup and control registers

SW1A/B and SW1C output voltages are programmable from 0.300 V to 1.875 V in steps of 25 mV . The output voltage set point is independently programmed for normal, standby, and sleep mode by setting the SW1x[5:0], SW1xSTBY[5:0], and SW1xOFF[5:0] bits respectively. Table 40 shows the output voltage coding for SW1A/B or SW1C.
Note: Voltage set points of 0.6 V and below are not supported.
Table 40. SW1A/B/C output voltage configuration

| Set point | $\begin{gathered} \text { SW1x[5:0] } \\ \text { SW1xSTBY[5:0] } \\ \text { SW1xOFF[5:0] } \end{gathered}$ | SW1x output (V) | Set point | $\begin{gathered} \text { SW1x[5:0] } \\ \text { SW1xSTBY[5:0] } \\ \text { SW1xOFF[5:0] } \end{gathered}$ | SW1x output (V) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 000000 | 0.3000 | 32 | 100000 | 1.1000 |
| 1 | 000001 | 0.3250 | 33 | 100001 | 1.1250 |
| 2 | 000010 | 0.3500 | 34 | 100010 | 1.1500 |
| 3 | 000011 | 0.3750 | 35 | 100011 | 1.1750 |
| 4 | 000100 | 0.4000 | 36 | 100100 | 1.2000 |
| 5 | 000101 | 0.4250 | 37 | 100101 | 1.2250 |
| 6 | 000110 | 0.4500 | 38 | 100110 | 1.2500 |
| 7 | 000111 | 0.4750 | 39 | 100111 | 1.2750 |
| 8 | 001000 | 0.5000 | 40 | 101000 | 1.3000 |
| 9 | 001001 | 0.5250 | 41 | 101001 | 1.3250 |
| 10 | 001010 | 0.5500 | 42 | 101010 | 1.3500 |
| 11 | 001011 | 0.5750 | 43 | 101011 | 1.3750 |
| 12 | 001100 | 0.6000 | 44 | 101100 | 1.4000 |
| 13 | 001101 | 0.6250 | 45 | 101101 | 1.4250 |
| 14 | 001110 | 0.6500 | 46 | 101110 | 1.4500 |
| 15 | 001111 | 0.6750 | 47 | 101111 | 1.4750 |
| 16 | 010000 | 0.7000 | 48 | 110000 | 1.5000 |
| 17 | 010001 | 0.7250 | 49 | 110001 | 1.5250 |
| 18 | 010010 | 0.7500 | 50 | 110010 | 1.5500 |
| 19 | 010011 | 0.7750 | 51 | 110011 | 1.5750 |
| 20 | 010100 | 0.8000 | 52 | 110100 | 1.6000 |
| 21 | 010101 | 0.8250 | 53 | 110101 | 1.6250 |
| 22 | 010110 | 0.8500 | 54 | 110110 | 1.6500 |
| 23 | 010111 | 0.8750 | 55 | 110111 | 1.6750 |
| 24 | 011000 | 0.9000 | 56 | 111000 | 1.7000 |
| 25 | 011001 | 0.9250 | 57 | 111001 | 1.7250 |
| 26 | 011010 | 0.9500 | 58 | 111010 | 1.7500 |
| 27 | 011011 | 0.9750 | 59 | 111011 | 1.7750 |
| 28 | 011100 | 1.0000 | 60 | 111100 | 1.8000 |
| 29 | 011101 | 1.0250 | 61 | 111101 | 1.8250 |
| 30 | 011110 | 1.0500 | 62 | 111110 | 1.8500 |
| 31 | 011111 | 1.0750 | 63 | 111111 | 1.8750 |

Table 41 provides a list of registers used to configure and operate SW1A/B/C and a detailed description on each one of these register is provided in Table 42 through Table 51.

Table 41. SW1A/B/C register summary

| Register | Address | Output |
| :--- | :---: | :--- |
| SW1ABVOLT | $0 \times 20$ | SW1AB output voltage set point in normal operation |
| SW1ABSTBY | $0 \times 21$ | SW1AB output voltage set point on standby |
| SW1ABOFF | $0 \times 22$ | SW1AB output voltage set point on sleep |
| SW1ABMODE | $0 \times 23$ | SW1AB switching mode selector register |
| SW1ABCONF | $0 \times 24$ | SW1AB DVS, phase, frequency and ILIM configuration |
| SW1CVOLT | $0 \times 2 E$ | SW1C output voltage set point in normal operation |
| SW1CSTBY | $0 \times 2 F$ | SW1C output voltage set point in standby |
| SW1COFF | $0 \times 30$ | SW1C output voltage set point in sleep |
| SW1CMODE | $0 \times 31$ | SW1C switching mode selector register |
| SW1CCONF | $0 \times 32$ | SW1C DVS, phase, frequency and ILIM configuration |

Table 42. Register SW1ABVOLT - ADDR $0 \times 20$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1AB | $5: 0$ | R/W | $0 \times 00$ | Sets the SW1AB output voltage during normal <br> operation mode. See Table 40 for all possible <br> configurations. |
| UNUSED | $7: 6$ | - | $0 \times 00$ | unused |

Table 43. Register SW1ABSTBY - ADDR $0 \times 21$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1ABSTBY | $5: 0$ | R/W | $0 \times 00$ | Sets the SW1AB output voltage during standby <br> mode. See Table 40 for all possible <br> configurations. |
| UNUSED | $7: 6$ | - | $0 \times 00$ | unused |

Table 44. Register SW1ABOFF - ADDR 0x22

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1ABOFF | $5: 0$ | R/W | $0 \times 00$ | Sets the SW1AB output voltage during sleep <br> mode. See Table 40 for all possible <br> configurations. |
| UNUSED | $7: 6$ | - | $0 \times 00$ | unused |

Table 45. Register SW1ABMODE - ADDR $0 \times 23$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1ABMODE | $3: 0$ | R/W | $0 \times 80$ | Sets the SW1AB switching operation mode. <br> See Table 30 for all possible configurations. |
| UNUSED | 4 | - | $0 \times 00$ | UNUSED |
| SW1ABOMODE | 5 | R/W | $0 \times 00$ | Set status of SW1AB when in sleep mode <br> $0=$ OFF <br> = PFM |
| UNUSED | $7: 6$ | - | $0 \times 00$ | unused |

Table 46. Register SW1ABCONF - ADDR 0x24

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1ABILIM | 0 | R/W | $0 \times 00$ | SW1AB current limit level selection <br> $0=$ High level current limit <br> 1 = Low level current limit |
| UNUSED | 1 | R/W | $0 \times 00$ | Unused |
| SW1ABFREQ | $3: 2$ | R/W | $0 \times 00$ | SW1A/B switching frequency selector. <br> See Table 37. |
| SW1ABPHASE | $5: 4$ | R/W | $0 \times 00$ | SW1A/B phase clock selection. <br> See Table 35. |
| SW1ABDVSSPEED | $7: 6$ | R/W | $0 \times 00$ | SW1A/B DVS speed selection. <br> See Table 33. |

Table 47. Register SW1CVOLT - ADDR 0x2E

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1C | $5: 0$ | R/W | $0 \times 00$ | Sets the SW1C output voltage during normal <br> operation mode. See Table 40 for all possible <br> configurations. |
| UNUSED | $7: 6$ | - | $0 \times 00$ | unused |

Table 48. Register SW1CSTBY - ADDR 0x2F

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1CSTBY | $5: 0$ | R/W | $0 \times 00$ | Sets the SW1C output voltage during standby <br> mode. See Table 40 for all possible <br> configurations. |
| UNUSED | $7: 6$ | - | $0 x 00$ | unused |

Table 49. Register SW1COFF - ADDR 0x30

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1COFF | $5: 0$ | R/W | $0 \times 00$ | Sets the SW1C output voltage during sleep <br> mode. See Table 40 for all possible <br> configurations. |
| UNUSED | $7: 6$ | - | $0 \times 00$ | unused |

Table 50. Register SW1CMODE - ADDR 0x31

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1CMODE | $3: 0$ | R/W | $0 \times 80$ | Sets the SW1C switching operation mode. <br> See Table 29 for all possible configurations. |
| UNUSED | 4 | - | $0 \times 00$ | unused |
| SW1COMODE | 5 | R/W | $0 \times 00$ | Set status of SW1C when in sleep mode <br> $0=$ OFF <br> $1=$ PFM |
| UNUSED | $7: 6$ | - | $0 \times 00$ | unused |

Table 51. Register SW1CCONF - ADDR 0x32

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1CILIM | 0 | R/W | $0 \times 00$ | SW1C current limit level selection <br> $0=$ High level current limit <br> $1=$ Low level current limit |
| UNUSED | 1 | R/W | $0 \times 00$ | Unused |
| SW1CFREQ | $3: 2$ | R/W | $0 \times 00$ | SW1C switching frequency selector. <br> See Table 37. |
| SW1CPHASE | $5: 4$ | R/W | $0 \times 00$ | SW1C phase clock selection. <br> See Table 35. |
| SW1CDVSSPEED | $7: 6$ | R/W | $0 \times 00$ | SW1C DVS speed selection. <br> See Table 33.. |

### 6.4.4.3.5 SW1A/B/C external components

Table 52. SW1A/B/C external component recommendations

| Components | Description | Mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | A/B/C single phase | A/B single - C independent mode | A/B dual - C independent mode |
| $\mathrm{C}_{\text {INSW1A }}{ }^{(41)}$ | SW1A input capacitor | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {IN1AHF }}{ }^{(41)}$ | SW1A decoupling input capacitor | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {INSW1B }}{ }^{(41)}$ | SW1B input capacitor | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {IN1BHF }}{ }^{(41)}$ | SW1B decoupling input capacitor | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {INSW1C }}{ }^{(41)}$ | SW1C input capacitor | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\mathrm{IN} 1 \mathrm{CHF}}{ }^{(41)}$ | SW1C decoupling input capacitor | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {OSW1AB }}{ }^{(41)}$ | SW1A/B output capacitor | $6 \times 22 \mu \mathrm{~F}$ | $4 \times 22 \mu \mathrm{~F}$ | $4 \times 22 \mu \mathrm{~F}$ |
| $\mathrm{CosW1C}^{(41)}$ | SW1C output capacitor | - | $2 \times 22 \mu \mathrm{~F}$ | $2 \times 22 \mu \mathrm{~F}$ |
| $L_{\text {SW1A }}$ | SW1A inductor | $\begin{aligned} & 1.0 \mu \mathrm{H} \\ & \mathrm{DCR}=12 \mathrm{~m} \Omega \\ & \mathrm{I}_{\mathrm{SAT}}=6.0 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 1.0 \mu \mathrm{H} \\ & \mathrm{DCR}=12 \mathrm{~m} \Omega \\ & \mathrm{I}_{\mathrm{SAT}}=4.5 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 1.0 \mu \mathrm{H} \\ & \mathrm{DCR}=60 \mathrm{~m} \Omega \\ & \mathrm{I}_{\mathrm{SAT}}=2.4 \mathrm{~A} \end{aligned}$ |
| $L_{\text {SW1B }}$ | SW1B inductor | - | - | $\begin{aligned} & 1.0 \mu \mathrm{H} \\ & \mathrm{DCR}=60 \mathrm{~m} \Omega \\ & \mathrm{I}_{\mathrm{SAT}}=2.4 \mathrm{~A} \end{aligned}$ |
| Lsw1c | SW1C inductor | - | $\begin{aligned} & 1.0 \mu \mathrm{H} \\ & \mathrm{DCR}=60 \mathrm{~m} \Omega \\ & \mathrm{I}_{\mathrm{SAT}}=2.4 \mathrm{~A} \end{aligned}$ | $\begin{gathered} 1.0 \mu \mathrm{H} \\ \mathrm{DCR}=60 \mathrm{~m} \Omega \\ \mathrm{I}_{\mathrm{SAT}}=2.4 \mathrm{~A} \end{gathered}$ |

Notes
41. Use $X 5 R$ or $X 7 R$ capacitors.

### 6.4.4.3.6 SW1A/B/C specifications

Table 53. SW1A/B/C electrical characteristics
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{PF} 0100 \mathrm{AZ} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 1 \mathrm{x}}=1.2 \mathrm{~V}$, $I_{S W 1 x}=100 \mathrm{~mA}, \mathrm{SW} 1 \mathrm{x}$ PWRSTG[2:0] = [111], typical external component values, $\mathrm{f}_{\mathrm{SW} 1 \mathrm{x}}=2.0 \mathrm{MHz}$, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 1 \mathrm{x}}=1.2 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 1 \mathrm{x}}=100 \mathrm{~mA}$, SW 1 x _PWRSTG[2:0] $=[111]$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

SW1A/B/C (single phase)

| $\mathrm{VIN}_{\mathrm{SW}}$ 1A $\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{~B}}$ $\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{C}}$ | Operating input voltage | 2.8 | - | 4.5 | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SW1ABC }}$ | Nominal output voltage | - | Table 40 | - | V |  |
| $\mathrm{V}_{\text {SW1 }}$ ABCACC | Output voltage accuracy <br> - PWM, APS, $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 1 \mathrm{ABC}}<4.5 \mathrm{~A}$ $0.625 \mathrm{~V} \leq \mathrm{V}_{\mathrm{SW} 1 \mathrm{ABC}} \leq 1.450 \mathrm{~V}$ $1.475 \mathrm{~V} \leq \mathrm{V}_{\mathrm{SW} 1 \mathrm{ABC}} \leq 1.875 \mathrm{~V}$ <br> - PFM, steady state, $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 1 \mathrm{ABC}}<150 \mathrm{~mA}$ $0.625 \mathrm{~V}<\mathrm{V}_{\text {SW1ABC }}<0.675 \mathrm{~V}$ <br> $0.7 \mathrm{~V}<\mathrm{V}_{\text {SW1ABC }}<0.85 \mathrm{~V}$ <br> $0.875 \mathrm{~V}<\mathrm{V}_{\text {SW1ABC }}<1.875 \mathrm{~V}$ | $\begin{gathered} -25 \\ -3.0 \% \\ \\ -65 \\ -45 \\ -3.0 \% \end{gathered}$ |  | $\begin{gathered} 25 \\ 3.0 \% \\ \\ 65 \\ 45 \\ 3.0 \% \end{gathered}$ | $\begin{gathered} \text { mV } \\ \% \end{gathered}$ |  |
| $I_{\text {SW1ABC }}$ | Rated output load current, $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 1 \mathrm{ABC}}<1.875 \mathrm{~V}$ | - | - | 4500 | mA |  |
| $\mathrm{I}_{\text {SW1ABCLIM }}$ | Current limiter peak current detection <br> - Current through inductor <br> SW1ABILIM $=0$ <br> SW1ABILIM = 1 | $\begin{aligned} & 7.1 \\ & 5.3 \end{aligned}$ | $\begin{gathered} 10.5 \\ 7.9 \end{gathered}$ | $\begin{aligned} & 13.7 \\ & 10.3 \end{aligned}$ | A |  |
| $\mathrm{V}_{\text {SW1ABCoSh }}$ | ```Start-up overshoot \(\mathrm{I}_{\mathrm{SW} 1 \mathrm{ABC}}=0 \mathrm{~mA}\) DVS clk \(=25 \mathrm{mV} / 4 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{x}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 1 \mathrm{ABC}}=1.875 \mathrm{~V}\)``` | - | - | 66 | mV |  |
| $\mathrm{tON}_{\text {SW1ABC }}$ | ```Turn-on time Enable to \(90 \%\) of end value \(I_{\text {SW1x }}=0 \mathrm{~mA}\) DVS clk \(=25 \mathrm{mV} / 4.0 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{x}}=4.5 \mathrm{~V}\), \(\mathrm{V}_{\text {SW1 }} \mathrm{ABC}=1.875 \mathrm{~V}\)``` | - | - | 500 | $\mu \mathrm{s}$ |  |
| $\mathrm{f}_{\mathrm{SW}} \mathrm{A}_{1} \mathrm{ABC}$ | Switching frequency $\begin{aligned} & \text { SW1xFREQ[1:0] }=00 \\ & \text { SW1xFREQ[1:0] }=01 \\ & \text { SW1xFREQ[1:0] }=10 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ |  | MHz |  |
| $\eta_{\text {SW1ABC }}$ | Efficiency <br> - $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{f}_{\mathrm{SW} 1 \mathrm{ABC}}=2.0 \mathrm{MHz}, \mathrm{L}_{\mathrm{SW} 1 \mathrm{ABC}}=1.0 \mu \mathrm{H}$ <br> PFM, $0.9 \mathrm{~V}, 1.0 \mathrm{~mA}$ <br> PFM, $1.2 \mathrm{~V}, 50 \mathrm{~mA}$ <br> APS, PWM, 1.2 V, 850 mA <br> APS, PWM, 1.2 V, 1275 mA <br> APS, PWM, 1.2 V, 2125 mA <br> APS, PWM, 1.2 V, 4500 mA | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 77 \\ & 82 \\ & 86 \\ & 84 \\ & 80 \\ & 70 \end{aligned}$ |  | \% |  |
| $\Delta \mathrm{V}_{\text {SW1 }}$ ABC | Output ripple | - | 10 | - | mV |  |
| $\mathrm{V}_{\text {SW1ABCLIR }}$ | Line regulation (APS, PWM) | - | - | 20 | mV |  |
| $\mathrm{V}_{\text {SW1ABCLOR }}$ | DC load regulation (APS, PWM) | - | - | 20 | mV |  |
| $\mathrm{V}_{\text {SW1ABCLOTR }}$ | Transient load regulation <br> - Transient load $=0$ A to 2.25 A , di/dt $=100 \mathrm{~mA} / \mu \mathrm{s}$ Overshoot Undershoot |  | - | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | mV |  |

Table 53. SW1A/B/C electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\text {SW1x }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {SW1x }}=1.2 \mathrm{~V}$, $I_{S W 1 x}=100 \mathrm{~mA}$, SW1x_PWRSTG[2:0] = [111], typical external component values, $\mathrm{f}_{\mathrm{SW} 1 \mathrm{x}}=2.0 \mathrm{MHz}$, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 1 \mathrm{x}}=1.2 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 1 \mathrm{x}}=100 \mathrm{~mA}$, SW 1 x PWRSTG[2:0] $=[111]$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SW1A/B/C (single phase) (continued) |  |  |  |  |  |  |
| $\mathrm{I}_{\text {SW1ABCQ }}$ | Quiescent current PFM mode APS mode | - | $\begin{gathered} 18 \\ 145 \end{gathered}$ | - | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {SW1ABCDIS }}$ | Discharge resistance | - | 600 | - | W |  |

## SW1A/B (single/dual phasE)

| $\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{~A}}$ <br> $\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{~B}}$ | Operating input voltage | 2.8 | - | 4.5 | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SW1AB }}$ | Nominal output voltage | - | Table 40 | - | V |  |
| $V_{\text {SW1ABACC }}$ | Output voltage accuracy <br> - PWM, APS, $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 1 \mathrm{AB}}<2.5 \mathrm{~A}$ <br> $0.625 \mathrm{~V} \leq \mathrm{V}_{\mathrm{SW} 1 \mathrm{AB}} \leq 1.450 \mathrm{~V}$ <br> $1.475 \mathrm{~V} \leq \mathrm{V}_{\mathrm{SW} 1 \mathrm{AB}} \leq 1.875 \mathrm{~V}$ <br> - PFM, steady state, $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 1 \mathrm{AB}}<150 \mathrm{~mA}$ <br> $0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 1 \mathrm{AB}}<0.675 \mathrm{~V}$ <br> $0.7 \mathrm{~V}<\mathrm{V}_{\text {SW1AB }}<0.85 \mathrm{~V}$ <br> $0.875 \mathrm{~V}<\mathrm{V}_{\mathrm{SW}{ }_{1} \mathrm{AB}}<1.875 \mathrm{~V}$ | $\begin{gathered} -25 \\ -3.0 \% \\ \\ -65 \\ -45 \\ -3.0 \% \end{gathered}$ |  | $\begin{gathered} 25 \\ 3.0 \% \\ \\ -65 \\ -45 \\ 3.0 \% \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \% \end{gathered}$ |  |
| $\mathrm{I}_{\text {SW1AB }}$ | Rated output load current, $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 1 \mathrm{AB}}<1.875 \mathrm{~V}$ | - | - | 2500 | mA | (43) |
| $I_{\text {SW1Ablim }}$ | Current limiter peak current detection <br> - SW1A/B single phase (current through inductor) <br> SW1ABILIM $=0$ <br> SW1ABILIM = 1 <br> - $\mathrm{SW} 1 \mathrm{~A} / \mathrm{B}$ dual phase (current through inductor per phase) <br> SW1ABILIM $=0$ <br> SW1ABILIM = 1 | $\begin{aligned} & 4.5 \\ & 3.3 \\ & \\ & 2.2 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 4.9 \\ & \\ & 3.2 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 6.4 \\ & \\ & 4.3 \\ & 3.2 \end{aligned}$ | A | (43) |
| $\mathrm{V}_{\text {SW1 }}$ ABOSH | ```Start-up overshoot ISW1AB}=0.0 m DVS clk = 25 mV/4 \mus, V VIN = VIN SW1x }=4.5\textrm{V},\mp@subsup{\textrm{V}}{\textrm{SW}1\textrm{AB}}{}=1.875\textrm{V``` | - | - | 66 | mV |  |
| $\mathrm{tON}_{\text {SW1AB }}$ | ```Turn-on time Enable to 90% of end value I DVS clk = 25 mV/4 \mus, VIN = VIN SNW1x }=4.5\textrm{V},\mp@subsup{\textrm{V}}{\textrm{SW}1\textrm{AB}}{}=1.875\textrm{V``` | - | - | 500 | $\mu \mathrm{s}$ |  |
| ${ }_{\text {f }}{ }_{\text {W1AB }}$ | $\begin{aligned} & \text { Switching frequency } \\ & \text { SW1ABFREQ[1:0] }=00 \\ & \text { SW1ABFREQ[1:0] }=01 \\ & \text { SW1ABFREQ[1:0] }=10 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ |  | MHz |  |
| $\eta_{\text {SW1AB }}$ | Efficiency (single phase) <br> - $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{f}_{\mathrm{SW} 1_{\mathrm{AB}}}=2.0 \mathrm{MHz}, \mathrm{L}_{\mathrm{SW} 1 \mathrm{AB}}=1.0 \mu \mathrm{H}$ <br> PFM, $0.9 \mathrm{~V}, 1.0 \mathrm{~mA}$ <br> PFM, $1.2 \mathrm{~V}, 50 \mathrm{~mA}$ <br> APS, PWM, $1.2 \mathrm{~V}, 500 \mathrm{~mA}$ <br> APS, PWM, $1.2 \mathrm{~V}, 750 \mathrm{~mA}$ <br> APS, PWM, 1.2 V, 1250 mA <br> APS, PWM, 1.2 V, 2500 mA | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 82 \\ & 84 \\ & 86 \\ & 87 \\ & 83 \\ & 75 \end{aligned}$ | - - - - - | \% |  |
| $\Delta \mathrm{V}_{\text {SW1AB }}$ | Output ripple | - | 10 | - | mV |  |
| $\mathrm{V}_{\text {SW1ABLIR }}$ | Line regulation (APS, PWM) | - | - | 20 | mV |  |

Table 53. SW1A/B/C electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 1 \mathrm{x}}=1.2 \mathrm{~V}$, $I_{S W 1 x}=100 \mathrm{~mA}, \mathrm{SW} 1 x$ PWRSTG[2:0] = [111], typical external component values, $\mathrm{f}_{\mathrm{SW} 1 \mathrm{x}}=2.0 \mathrm{MHz}$, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 1 \mathrm{x}}=1.2 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 1 \mathrm{x}}=100 \mathrm{~mA}$, SW 1 x PWRSTG[2:0] $=$ [111], and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

SW1A/B (single/dual phase) (continued)

| $V_{\text {SW1ABLOR }}$ | DC load regulation (APS, PWM) | - | - | 20 | mV |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SW1ABLOTR }}$ | Transient load regulation <br> - Transient load $=0 \mathrm{~A}$ to 1.25 A , di/dt $=100 \mathrm{~mA} / \mu \mathrm{s}$ Overshoot Undershoot | - | - | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | mV |  |
| $\mathrm{I}_{\text {SW1ABQ }}$ | Quiescent current PFM mode APS mode | - | $\begin{gathered} 18 \\ 235 \end{gathered}$ | - | $\mu \mathrm{A}$ |  |
| Ronsw1AP | $\begin{aligned} & \text { SW1A P-MOSFET R } \mathrm{R}_{\mathrm{DS}(\mathrm{on})} \\ & \mathrm{VIN}_{\text {SW1A }}=3.3 \mathrm{~V} \end{aligned}$ | - | 215 | 245 | $\mathrm{m} \Omega$ |  |
| Ronsw1AN | $\begin{aligned} & \text { SW1A N-MOSFET R } \mathrm{R}_{\mathrm{DS}(\mathrm{on})} \\ & \mathrm{VIN}_{\text {SW1A }}=3.3 \mathrm{~V} \end{aligned}$ | - | 258 | 326 | $\mathrm{m} \Omega$ |  |
| $\mathrm{I}_{\text {SW1APQ }}$ | SW1A P-MOSFET leakage current $\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{~A}}=4.5 \mathrm{~V}$ | - | - | 7.5 | $\mu \mathrm{A}$ |  |
| $I_{\text {SW1ANQ }}$ | SW1A N-MOSFET leakage current $\mathrm{VIN}_{\text {SW1A }}=4.5 \mathrm{~V}$ | - | - | 2.5 | $\mu \mathrm{A}$ |  |
| Ronsw1BP | $\begin{gathered} \text { SW1B P-MOSFET R R } \begin{array}{c} \text { DS(on) } \\ V_{\text {VIN }}^{\text {SW1B }} \end{array}=3.3 \mathrm{~V} \end{gathered}$ | - | 215 | 245 | $\mathrm{m} \Omega$ |  |
| Ronsw1bn | SW1B N-MOSFET R $\mathrm{RS}_{\text {(on) }}$ $\mathrm{VIN}_{\text {SW1B }}=3.3 \mathrm{~V}$ | - | 258 | 326 | $\mathrm{m} \Omega$ |  |
| $\mathrm{I}_{\text {SW1BPQ }}$ | SW1B P-MOSFET leakage current $\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{~B}}=4.5 \mathrm{~V}$ | - | - | 7.5 | $\mu \mathrm{A}$ |  |
| ISW1BNQ | SW1B N-MOSFET leakage current $\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{~B}}=4.5 \mathrm{~V}$ | - | - | 2.5 | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {SW1ABDIS }}$ | Discharge Resistance | - | 600 | - | W |  |

## SW1C (independent)

| $\mathrm{VIN}_{\text {SW1C }}$ | Operating input voltage | 2.8 | - | 4.5 | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SW1C }}$ | Nominal output voltage | - | Table 40 | - | V |  |
| $V_{\text {SW1CACC }}$ | Output voltage accuracy <br> - PWM, APS, $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 1 \mathrm{C}}<2.0 \mathrm{~A}$ <br> $0.625 \mathrm{~V} \leq \mathrm{V}_{\mathrm{SW} 1 \mathrm{C}} \leq 1.450 \mathrm{~V}$ <br> $1.475 \mathrm{~V} \leq \mathrm{V}_{\mathrm{SW} 1 \mathrm{C}} \leq 1.875 \mathrm{~V}$ <br> - PFM, steady state $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 1 \mathrm{C}}<50 \mathrm{~mA}$ <br> $0.625 \mathrm{~V}<\mathrm{V}_{\text {SW } 1 \mathrm{C}}<0.675 \mathrm{~V}$ <br> $0.7 \mathrm{~V}<\mathrm{V}_{\text {SW1C }}<0.85 \mathrm{~V}$ <br> $0.875 \mathrm{~V}<\mathrm{V}_{\text {SW1C }}<1.875 \mathrm{~V}$ | $\begin{gathered} -25 \\ -3.0 \% \\ \\ -65 \\ -45 \\ -3.0 \% \end{gathered}$ |  | $\begin{gathered} 25 \\ 3.0 \% \\ \\ 65 \\ 45 \\ 3.0 \% \end{gathered}$ | mV |  |
| $\mathrm{I}_{\text {SW1C }}$ | Rated output load current $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 1 \mathrm{C}}<1.875 \mathrm{~V}$ | - | - | 2000 | mA |  |
| $I_{\text {SW1CLIM }}$ | Current limiter peak current detection <br> - Current through inductor <br> SW1CILIM $=0$ <br> SW1CILIM = 1 | $\begin{gathered} 2.6^{(42)} \\ 1.95 \end{gathered}$ | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 3.9 \end{aligned}$ | A |  |

Table 53. SW1A/B/C electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\text {SW1x }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {SW1x }}=1.2 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 1 \mathrm{x}}=100 \mathrm{~mA}$, SW1x_PWRSTG[2:0] = [111], typical external component values, $\mathrm{f}_{\mathrm{SW} 1 \mathrm{x}}=2.0 \mathrm{MHz}$, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 1 \mathrm{x}}=1.2 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 1 \mathrm{x}}=100 \mathrm{~mA}$, SW 1 x PWRSTG[2:0] $=[111]$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

SW1C (independent) (continued)

| $\mathrm{V}_{\text {SW1 } 1 \text { cosh }}$ | ```Start-up overshoot \(I_{\text {swic }}=0 \mathrm{~mA}\) DVS clk \(=25 \mathrm{mV} / 4 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{C}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 1 \mathrm{C}}=1.875 \mathrm{~V}\)``` | - | - | 66 | mV |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tON}_{\text {SW1C }}$ | ```Turn-on time Enable to \(90 \%\) of end value \(I_{\text {SW1C }}=0 \mathrm{~mA}\) DVS clk \(=25 \mathrm{mV} / 4 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{C}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 1 \mathrm{C}}=1.875 \mathrm{~V}\)``` | - | - | 500 | $\mu \mathrm{s}$ |  |
| $\mathrm{f}_{\text {SW1C }}$ | $\begin{aligned} & \text { Switching frequency } \\ & \text { SW1CFREQ[1:0] }=00 \\ & \text { SW1CFREQ[1:0] }=01 \\ & \text { SW1CFREQ[1:0] }=010 \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ | - | MHz |  |
| $\eta_{\text {sw1c }}$ | Efficiency <br> - $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{f}_{\mathrm{SW} 1 \mathrm{C}}=2.0 \mathrm{MHz}, \mathrm{L}_{\mathrm{SW} 1 \mathrm{C}}=1.0 \mu \mathrm{H}$ <br> PFM, $0.9 \mathrm{~V}, 1.0 \mathrm{~mA}$ <br> PFM, $1.2 \mathrm{~V}, 50 \mathrm{~mA}$ <br> APS, PWM, $1.2 \mathrm{~V}, 400 \mathrm{~mA}$ <br> APS, PWM, $1.2 \mathrm{~V}, 600 \mathrm{~mA}$ <br> APS, PWM, 1.2 V, 1000 mA <br> APS, PWM, 1.2 V, 2000 mA |  | $\begin{aligned} & 77 \\ & 78 \\ & 86 \\ & 84 \\ & 78 \\ & 68 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | \% |  |
| $\Delta \mathrm{V}_{\text {SW1C }}$ | Output ripple | - | 10 | - | mV |  |
| $\mathrm{V}_{\text {SW1CLIR }}$ | Line regulation (APS, PWM) | - | - | 20 | mV |  |
| $\mathrm{V}_{\text {SW1CLOR }}$ | DC load regulation (APS, PWM) | - | - | 20 | mV |  |
| $V_{\text {SW1CLOTR }}$ | Transient load regulation <br> - Transient load $=0.0 \mathrm{~mA}$ to $1.0 \mathrm{~A}, \mathrm{di} / \mathrm{dt}=100 \mathrm{~mA} / \mu \mathrm{s}$ Overshoot Undershoot | - | - | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | mV |  |
| $I_{\text {SW1CQ }}$ | Quiescent current PFM mode APS mode | - | $\begin{gathered} 22 \\ 145 \end{gathered}$ | - | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {ONSW1CP }}$ | SW1C P-MOSFET R ${ }_{\text {DS(on) }}$ at $\mathrm{VIN}_{\mathrm{SW} 1 \mathrm{C}}=3.3 \mathrm{~V}$ | - | 184 | 206 | $\mathrm{m} \Omega$ |  |
| RONSW1CN | SW1C N-MOSFET R ${ }_{\text {DS(on) }}$ at $\mathrm{VIN}_{\text {SW1C }}=3.3 \mathrm{~V}$ | - | 211 | 260 | $\mathrm{m} \Omega$ |  |
| $\mathrm{I}_{\text {SW1CPQ }}$ | SW1C P-MOSFET leakage current $\mathrm{VIN}_{\text {SW1C }}=4.5 \mathrm{~V}$ | - | - | 10.5 | $\mu \mathrm{A}$ |  |
| ISW1CNQ | SW1C N-MOSFET leakage current $\mathrm{VIN}_{\text {SW1C }}=4.5 \mathrm{~V}$ | - | - | 3.5 | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {SW1CDIS }}$ | Discharge resistance | - | 600 | - | W |  |

Notes
42. Supports the Coremark and 3D MM benchmark maximum current value of 2500 mA of the VDD_SOC_IN domain in the i.MX 6Dual/Quad processors.
43. Current rating of SW1AB supports the power virus mode of operation of the i.MX 6X processor.


Figure 14. SW1AB and SW1C efficiency waveforms

### 6.4.4.4 SW2

SW2 is a single phase, 2.0 A rated buck regulator (2.5 A in NP/F9/FA versions). Table 29 describes the modes, and Table 30 show the options for the SWxMODE[3:0] bits. Figure 15 shows the block diagram and the external component connections for SW2 regulator.


Figure 15. SW2 block diagram

### 6.4.4.4.1 SW2 setup and control registers

SW2 output voltage is programmable from 0.400 V to 3.300 V ; however, bit SW2[6] in register SW2VOLT is read-only during normal operation. Its value is determined by the default configuration, or may be changed by using the OTP registers. Therefore, once SW2[6] is set to " 0 ", the output is limited to the lower output voltages from 0.400 V to 1.975 V with 25 mV increments, as determined by bits SW2[5:0]. Likewise, once bit SW2[6] is set to " 1 ", the output voltage is limited to the higher output voltage range from 0.800 V to 3.300 V with 50 mV increments, as determined by bits SW2[5:0].
To optimize the performance of the regulator, it is recommended that only voltages from 2.000 V to 3.300 V be used in the high range, and the lower range be used for voltages from 0.400 V to 1.975 V .
The output voltage set point is independently programmed for normal, standby, and sleep mode by setting the SW2[5:0], SW2STBY[5:0] and SW2OFF[5:0] bits, respectively. However, the initial state of bit SW2[6] is copied into bits SW2STBY[6], and SW2OFF[6] bits. Therefore, the output voltage range remains the same in all three operating modes. Table 54 shows the output voltage coding valid for SW2.
Note: Voltage set points of 0.6 V and below are not supported.
Table 54. SW2 output voltage configuration

| Low output voltage range ${ }^{(44)}$ |  |  | High output voltage range |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Point | SW2[6:0] | SW2 Output | Set Point | SW2[6:0] | SW2 Output |
| 0 | 0000000 | 0.4000 | 64 | 1000000 | 0.8000 |
| 1 | 0000001 | 0.4250 | 65 | 1000001 | 0.8500 |
| 2 | 0000010 | 0.4500 | 66 | 1000010 | 0.9000 |
| 3 | 0000011 | 0.4750 | 67 | 1000011 | 0.9500 |
| 4 | 0000100 | 0.5000 | 68 | 1000100 | 1.0000 |
| 5 | 0000101 | 0.5250 | 69 | 1000101 | 1.0500 |
| 6 | 0000110 | 0.5500 | 70 | 1000110 | 1.1000 |
| 7 | 0000111 | 0.5750 | 71 | 1000111 | 1.1500 |
| 8 | 0001000 | 0.6000 | 72 | 1001000 | 1.2000 |
| 9 | 0001001 | 0.6250 | 73 | 1001001 | 1.2500 |
| 10 | 0001010 | 0.6500 | 74 | 1001010 | 1.3000 |
| 11 | 0001011 | 0.6750 | 75 | 1001011 | 1.3500 |
| 12 | 0001100 | 0.7000 | 76 | 1001100 | 1.4000 |

PF0100Z

Table 54. SW2 output voltage configuration (continued)

| Low output voltage range ${ }^{(44)}$ |  |  | High output voltage range |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Point | SW2[6:0] | SW2 Output | Set Point | SW2[6:0] | SW2 Output |
| 13 | 0001101 | 0.7250 | 77 | 1001101 | 1.4500 |
| 14 | 0001110 | 0.7500 | 78 | 1001110 | 1.5000 |
| 15 | 0001111 | 0.7750 | 79 | 1001111 | 1.5500 |
| 16 | 0010000 | 0.8000 | 80 | 1010000 | 1.6000 |
| 17 | 0010001 | 0.8250 | 81 | 1010001 | 1.6500 |
| 18 | 0010010 | 0.8500 | 82 | 1010010 | 1.7000 |
| 19 | 0010011 | 0.8750 | 83 | 1010011 | 1.7500 |
| 20 | 0010100 | 0.9000 | 84 | 1010100 | 1.8000 |
| 21 | 0010101 | 0.9250 | 85 | 1010101 | 1.8500 |
| 22 | 0010110 | 0.9500 | 86 | 1010110 | 1.9000 |
| 23 | 0010111 | 0.9750 | 87 | 1010111 | 1.9500 |
| 24 | 0011000 | 1.0000 | 88 | 1011000 | 2.0000 |
| 25 | 0011001 | 1.0250 | 89 | 1011001 | 2.0500 |
| 26 | 0011010 | 1.0500 | 90 | 1011010 | 2.1000 |
| 27 | 0011011 | 1.0750 | 91 | 1011011 | 2.1500 |
| 28 | 0011100 | 1.1000 | 92 | 1011100 | 2.2000 |
| 29 | 0011101 | 1.1250 | 93 | 1011101 | 2.2500 |
| 30 | 0011110 | 1.1500 | 94 | 1011110 | 2.3000 |
| 31 | 0011111 | 1.1750 | 95 | 1011111 | 2.3500 |
| 32 | 0100000 | 1.2000 | 96 | 1100000 | 2.4000 |
| 33 | 0100001 | 1.2250 | 97 | 1100001 | 2.4500 |
| 34 | 0100010 | 1.2500 | 98 | 1100010 | 2.5000 |
| 35 | 0100011 | 1.2750 | 99 | 1100011 | 2.5500 |
| 36 | 0100100 | 1.3000 | 100 | 1100100 | 2.6000 |
| 37 | 0100101 | 1.3250 | 101 | 1100101 | 2.6500 |
| 38 | 0100110 | 1.3500 | 102 | 1100110 | 2.7000 |
| 39 | 0100111 | 1.3750 | 103 | 1100111 | 2.7500 |
| 40 | 0101000 | 1.4000 | 104 | 1101000 | 2.8000 |
| 41 | 0101001 | 1.4250 | 105 | 1101001 | 2.8500 |
| 42 | 0101010 | 1.4500 | 106 | 1101010 | 2.9000 |
| 43 | 0101011 | 1.4750 | 107 | 1101011 | 2.9500 |
| 44 | 0101100 | 1.5000 | 108 | 1101100 | 3.0000 |
| 45 | 0101101 | 1.5250 | 109 | 1101101 | 3.0500 |
| 46 | 0101110 | 1.5500 | 110 | 1101110 | 3.1000 |
| 47 | 0101111 | 1.5750 | 111 | 1101111 | 3.1500 |
| 48 | 0110000 | 1.6000 | 112 | 1110000 | 3.2000 |
| 49 | 0110001 | 1.6250 | 113 | 1110001 | 3.2500 |
| 50 | 0110010 | 1.6500 | 114 | 1110010 | 3.3000 |
| 51 | 0110011 | 1.6750 | 115 | 1110011 | Reserved |
| 52 | 0110100 | 1.7000 | 116 | 1110100 | Reserved |
| 53 | 0110101 | 1.7250 | 117 | 1110101 | Reserved |

Table 54. SW2 output voltage configuration (continued)

| Low output voltage range ${ }^{(44)}$ |  |  | High output voltage range |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Point | SW2[6:0] | SW2 Output | Set Point | SW2[6:0] | SW2 Output |
| 54 | 0110110 | 1.7500 | 118 | 1110110 | Reserved |
| 55 | 0110111 | 1.7750 | 119 | 1110111 | Reserved |
| 56 | 0111000 | 1.8000 | 120 | 1111000 | Reserved |
| 57 | 0111001 | 1.8250 | 121 | 1111001 | Reserved |
| 58 | 0111010 | 1.8500 | 122 | 1111010 | Reserved |
| 59 | 0111011 | 1.8750 | 123 | 1111011 | Reserved |
| 60 | 0111100 | 1.9000 | 124 | 1111100 | Reserved |
| 61 | 0111101 | 1.9250 | 125 | 1111101 | Reserved |
| 62 | 0111110 | 1.9500 | 126 | 1111110 | Reserved |
| 63 | 0111111 | 1.9750 | 127 | 1111111 | Reserved |

Notes
44. For voltages less than 2.0 V , only use set points 0 to 63 .

Setup and control of SW2 is done through $I^{2} \mathrm{C}$ registers listed in Table 55, and a detailed description of each one of the registers is provided in Tables 56 to Table 60.

Table 55. SW2 register summary

| Register | Address | Description |
| :--- | :---: | :--- |
| SW2VOLT | $0 \times 35$ | Output voltage set point on normal operation |
| SW2STBY | $0 \times 36$ | Output voltage set point on standby |
| SW2OFF | $0 \times 37$ | Output voltage set point on sleep |
| SW2MODE | $0 \times 38$ | Switching mode selector register |
| SW2CONF | $0 \times 39$ | DVS, phase, frequency, and ILIM configuration |

Table 56. Register SW2VOLT - ADDR 0x35

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW2 | $5: 0$ | R/W | $0 \times 00$ | Sets the SW2 output voltage during normal operation <br> mode. See Table 54 for all possible configurations. |
| SW2 | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW2. Set <br> during OTP or TBB configuration only. See Table 54 <br> for all possible configurations. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 57. Register SW2STBY - ADDR 0x36

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW2STBY | $5: 0$ | R/W | $0 \times 00$ | Sets the SW2 output voltage during standby mode. <br> See Table 54 for all possible configurations. |
| SW2STBY | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW2 on <br> standby mode. This bit inherits the value configured <br> on bit SW2[6] during OTP or TBB configuration. See <br> Table 54 for all possible configurations. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

PF0100Z

Table 58. Register SW2OFF - ADDR 0x37

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW2OFF | $5: 0$ | R/W | $0 \times 00$ | Sets the SW2 output voltage during sleep mode. See <br> Table 54 for all possible configurations. |
| SW2OFF | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW2 on <br> sleep mode. This bit inherits the value configured on <br> bit SW2[6] during OTP or TBB configuration. See <br> Table 54 for all possible configurations. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 59. Register SW2MODE - ADDR $0 \times 38$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW2MODE | $3: 0$ | R/W | $0 \times 80$ | Sets the SW2 switching operation mode. <br> See Table 29 for all possible configurations. |
| UNUSED | 4 | - | $0 x 00$ | unused |
| SW2OMODE | 5 | R/W | $0 x 00$ | Set status of SW2 when in sleep mode <br> $0=$ OFF <br> $1=$ PFM |
| UNUSED | $7: 6$ | - | $0 x 00$ | unused |

Table 60. Register SW2CONF - ADDR 0x39

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW2ILIM | 0 | R/W | $0 \times 00$ | SW2 current limit level selection ${ }^{(45)}$ <br> 0 = High level current limit <br> 1 Low level current limit |
| UNUSED | 1 | R/W | $0 \times 00$ | unused |
| SW2FREQ | $3: 2$ | R/W | $0 \times 00$ | SW2 switching frequency selector. <br> See Table 37. |
| SW2PHASE | $5: 4$ | R/W | $0 \times 00$ | SW2 phase clock selection. <br> See Table 35. |
| SW2DVSSPEED | $7: 6$ | R/W | $0 \times 00$ | SW2 DVS speed selection. <br> See Table 34. |

Notes
45. SW2ILIM $=0$ must be used in NP/F9/FA versions if 2.5 A output load current is desired

### 6.4.4.4.2 SW2 external components

Table 61. SW2 external component recommendations

| Components | Description | Values |
| :--- | :--- | :---: |
| $\mathrm{C}_{\text {INSW2 }}{ }^{(46)}$ | SW2 input capacitor | $4.7 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {IN2HF }}{ }^{(46)}$ | SW2 decoupling input capacitor | $0.1 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {OSW2 }}{ }^{(46)}$ | SW2 output capacitor | $2 \times 22 \mu \mathrm{~F}$ |
| L | SW2 inductor | $1.0 \mu \mathrm{H}$ <br> DCR <br> $\mathrm{I}_{\text {SAT }}=50 \mathrm{~m} \Omega$ |

Notes
46. Use X5R or X7R capacitors.

### 6.4.4.4.3 SW2 specifications

## Table 62. SW2 electrical characteristics

All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\mathrm{SW} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 2}=3.15 \mathrm{~V}$, $I_{S W 2}=100 \mathrm{~mA}, \mathrm{SW} 2$ PWRSTG[2:0] = [111], typical external component values, $\mathrm{f}_{\mathrm{SW} 2}=2.0 \mathrm{MHz}$, unless otherwise noted. Typical values are characterized at $\overline{\mathrm{V}}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 2}=3.15 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 2}=100 \mathrm{~mA}, \mathrm{SW} 2$ PWRSTG[2:0] $=[111]$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Switch mode supply SW2

| $\mathrm{VIN}_{\text {SW2 }}$ | Operating input voltage | 2.8 | - | 4.5 | V | (47) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SW2 }}$ | Nominal output voltage | - | Table 54 | - | V |  |
| $\mathrm{V}_{\text {SW2ACC }}$ | ```Output voltage accuracy - PWM, APS, \(2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 2}<2.0 \mathrm{~A}\) \(0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 2}<0.85 \mathrm{~V}\) \(0.875 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 2}<1.975 \mathrm{~V}\) \(2.0 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 2}<3.3 \mathrm{~V}\) - PFM, \(2.8 \mathrm{~V}<\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 2} \leq 50 \mathrm{~mA}\) \(0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 2}<0.675 \mathrm{~V}\) \(0.7 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 2}<0.85 \mathrm{~V}\) \(0.875 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 2}<1.975 \mathrm{~V}\) \(2.0 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 2}<3.3 \mathrm{~V}\)``` | $\begin{gathered} -25 \\ -3.0 \% \\ -6.0 \% \\ \\ -65 \\ -45 \\ -3.0 \% \\ -3.0 \% \end{gathered}$ |  | $\begin{gathered} 25 \\ 3.0 \% \\ 6.0 \% \\ \\ 65 \\ 45 \\ 3.0 \% \\ 3.0 \% \end{gathered}$ | $\begin{gathered} \text { mV } \\ \% \end{gathered}$ |  |
| Isw2 | $\begin{aligned} & \text { Rated output load current } \\ & \cdot 2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 2}<3.3 \mathrm{~V} \\ & \cdot 2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 1.2 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 2}<3.3 \mathrm{~V}, \mathrm{SW} 2 \mathrm{LIM}=0 \end{aligned}$ | - | - | $\begin{aligned} & 2000 \\ & 2500 \end{aligned}$ | mA | (48) <br> (49) |
| $I_{\text {SW2LIM }}$ | Current limiter peak current detection <br> - Current through inductor $\begin{aligned} & \text { SW2ILIM }=0 \\ & \text { SW2ILIM }=1 \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 3.9 \end{aligned}$ | A |  |
| $\mathrm{V}_{\text {SW2OSH }}$ | Start-up overshoot $\begin{aligned} & \mathrm{I}_{\mathrm{SW} 2}=0.0 \mathrm{~mA} \\ & \mathrm{DVS} \mathrm{clk}=25 \mathrm{mV} / 4 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 2}=4.5 \mathrm{~V} \end{aligned}$ | - | - | 66 | mV |  |
| tonsw2 | Turn-on time Enable to $90 \%$ of end value $\mathrm{I}_{\mathrm{sw} 2}=0.0 \mathrm{~mA}$ $\text { DVS clk }=50 \mathrm{mV} / 8 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 2}=4.5 \mathrm{~V}$ | - | - | 550 | $\mu \mathrm{s}$ |  |
| $\mathrm{f}_{\text {SW2 }}$ | Switching frequency SW2FREQ[1:0] = 00 SW2FREQ[1:0] = 01 SW2FREQ[1:0] = 10 | - | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ |  | MHz |  |
| $\eta_{\text {SW2 }}$ | Efficiency <br> - $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{f}_{\mathrm{SW} 2}=2.0 \mathrm{MHz}, \mathrm{L}_{\mathrm{SW} 2}=1.0 \mu \mathrm{H}$ <br> PFM, $3.15 \mathrm{~V}, 1.0 \mathrm{~mA}$ <br> PFM, $3.15 \mathrm{~V}, 50 \mathrm{~mA}$ <br> APS, PWM, $3.15 \mathrm{~V}, 400 \mathrm{~mA}$ <br> APS, PWM, $3.15 \mathrm{~V}, 600 \mathrm{~mA}$ <br> APS, PWM, $3.15 \mathrm{~V}, 1000 \mathrm{~mA}$ <br> APS, PWM, $3.15 \mathrm{~V}, 2000 \mathrm{~mA}$ |  | $\begin{aligned} & 94 \\ & 95 \\ & 96 \\ & 94 \\ & 92 \\ & 88 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | \% |  |
| $\Delta \mathrm{V}_{\text {SW2 }}$ | Output ripple | - | 10 | - | mV |  |
| $V_{\text {SW2LIR }}$ | Line regulation (APS, PWM) | - | - | 20 | mV |  |
| $V_{\text {SW2LOR }}$ | DC load regulation (APS, PWM) | - | - | 20 | mV |  |
| $V_{\text {SW2LOTR }}$ | Transient load regulation <br> - Transient load $=0.0 \mathrm{~mA}$ to $1.0 \mathrm{~A}, \mathrm{di} / \mathrm{dt}=100 \mathrm{~mA} / \mu \mathrm{s}$ Overshoot Undershoot | - |  | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | mV |  |

PF0100Z

Table 62. SW2 electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 2}=3.15 \mathrm{~V}$, $I_{\text {SW } 2}=100 \mathrm{~mA}, \mathrm{SW} 2$ _PWRSTG[2:0] = [111], typical external component values, $\mathrm{f}_{\mathrm{SW} 2}=2.0 \mathrm{MHz}$, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 2}=3.15 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 2}=100 \mathrm{~mA}, \mathrm{SW} 2 \_\mathrm{PWRSTG}[2: 0]=[111]$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Switch mode supply SW2 (continued)
$\left.\begin{array}{|c|l|c|c|c|c|c|}\hline \text { I Quiescent current } \\ \text { PFM mode } \\ \text { APS mode (low output voltage settings) } \\ \text { APS mode (high output voltage settings) }\end{array}\right)$

Notes
47. When output is set to $>2.6 \mathrm{~V}$ the output will follow the input down when $\mathrm{V}_{\mathbb{I N}}$ gets near 2.8 V .
48. The higher output voltages available depend on the voltage drop in the conduction path as given by the following equation: $\left(\mathrm{VIN}_{\mathrm{SW} 2}-\mathrm{V}_{\mathrm{SW} 2}\right)=\mathrm{I}_{\mathrm{SW} 2}{ }^{*}$ (DCR of Inductor $+\mathrm{R}_{\mathrm{ONSW} 2 \mathrm{P}}+\mathrm{PCB}$ trace resistance $)$.
49. Applies to NP/F9/FA versions


Figure 16. SW2 efficiency waveforms

### 6.4.4.5 SW3A/B

SW3A/B are 1.25 A to 2.5 A rated buck regulators, depending on the configuration. Table 29 describes the available switching modes and Table 30 show the actual configuration options for the SW3xMODE[3:0] bits.
SW3A/B can be configured in various phasing schemes, depending on the desired cost/performance trade-offs. The following configurations are available:

- A single phase
- A dual phase
- Independent regulators

The desired configuration is programmed in OTP by using the SW3_CONFIG[1:0] bits. Table 63 shows the options for the SW3CFG[1:0] bits.

Table 63. SW3 configuration

| SW3_CONFIG[1:0] | Description |
| :---: | :---: |
| 00 | A/B single phase |
| 01 | A/B single phase |
| 10 | A/B dual phase |
| 11 | A/B independent |

### 6.4.4.5.1 SW3A/B single phase

In this configuration, SW3ALX and SW3BLX are connected in single phase with a single inductor a shown in Figure 17. This configuration reduces cost and component count. Feedback is taken from the SW3AFB pin and the SW3BFB pin must be left open. Although control is from SW3A, registers of both regulators, SW3A and SW3B, must be identically set.


Figure 17. SW3A/B single phase block diagram

### 6.4.4.5.2 SW3A/B dual phase

SW3A/B can be connected in dual phase configuration using one inductor per switching node, as shown in Figure 18. This mode allows a smaller output voltage ripple. Feedback is taken from pin SW3AFB and pin SW3BFB must be left open. Although control is from SW3A, registers of both regulators, SW3A and SW3B, must be identically set. In this configuration, the regulators switch 180 degrees apart.


Figure 18. SW3A/B dual phase block diagram

### 6.4.4.5.3 SW3A - SW3B independent outputs

SW3A and SW3B can be configured as independent outputs as shown in Figure 19, providing flexibility for applications requiring more voltage rails with less current capability. Each output is configured and controlled independently by its respective $\mathrm{I}^{2} \mathrm{C}$ registers as shown in Table 65.


Figure 19. SW3A/B independent output block diagram

### 6.4.4.5.4 SW3A/B setup and control registers

SW3A/B output voltage is programmable from 0.400 V to 3.300 V ; however, bit SW3x[6] in register SW3xVOLT is read-only during normal operation. Its value is determined by the default configuration, or may be changed by using the OTP registers. Therefore, once SW3x[6] is set to " 0 ", the output is limited to the lower output voltages from 0.40 V to 1.975 V with 25 mV increments, as determined by bits $\mathrm{SW} 3 \times[5: 0]$. Likewise, once bit SW3x[6] is set to " 1 ", the output voltage is limited to the higher output voltage range from 0.800 V to 3.300 V with 50 mV increments, as determined by bits SW3x[5:0].
In order to optimize the performance of the regulator, it is recommended that only voltages from 2.00 to 3.300 V be used in the high range and the lower range be used for voltages from 0.400 V to 1.975 V .
The output voltage set point is independently programmed for normal, standby, and sleep mode by setting the SW $3 x[5: 0]$, SW3xSTBY[5:0], and SW3xOFF[5:0] bits respectively; however, the initial state of the SW3x[6] bit is copied into the SW3xSTBY[6] and SW3xOFF[6] bits. Therefore, the output voltage range remains the same on all three operating modes. Table 64 shows the output voltage coding valid for SW3x.
Note: Voltage set points of 0.6 V and below are not supported.
Table 64. SW3A/B output voltage configuration

| Low output voltage range ${ }^{(50)}$ |  |  | High output voltage range |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set point | SW3x[6:0] | SW3x output | Set point | SW3x[6:0] | sw3x output |
| 0 | 0000000 | 0.4000 | 64 | 1000000 | 0.8000 |
| 1 | 0000001 | 0.4250 | 65 | 1000001 | 0.8500 |
| 2 | 0000010 | 0.4500 | 66 | 1000010 | 0.9000 |
| 3 | 0000011 | 0.4750 | 67 | 1000011 | 0.9500 |
| 4 | 0000100 | 0.5000 | 68 | 1000100 | 1.0000 |

PF0100Z

Table 64. SW3A/B output voltage configuration (continued)

| Low output voltage range ${ }^{(50)}$ |  |  | High output voltage range |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set point | SW3x[6:0] | SW3x output | Set point | SW3x[6:0] | sw3x output |
| 5 | 0000101 | 0.5250 | 69 | 1000101 | 1.0500 |
| 6 | 0000110 | 0.5500 | 70 | 1000110 | 1.1000 |
| 7 | 0000111 | 0.5750 | 71 | 1000111 | 1.1500 |
| 8 | 0001000 | 0.6000 | 72 | 1001000 | 1.2000 |
| 9 | 0001001 | 0.6250 | 73 | 1001001 | 1.2500 |
| 10 | 0001010 | 0.6500 | 74 | 1001010 | 1.3000 |
| 11 | 0001011 | 0.6750 | 75 | 1001011 | 1.3500 |
| 12 | 0001100 | 0.7000 | 76 | 1001100 | 1.4000 |
| 13 | 0001101 | 0.7250 | 77 | 1001101 | 1.4500 |
| 14 | 0001110 | 0.7500 | 78 | 1001110 | 1.5000 |
| 15 | 0001111 | 0.7750 | 79 | 1001111 | 1.5500 |
| 16 | 0010000 | 0.8000 | 80 | 1010000 | 1.6000 |
| 17 | 0010001 | 0.8250 | 81 | 1010001 | 1.6500 |
| 18 | 0010010 | 0.8500 | 82 | 1010010 | 1.7000 |
| 19 | 0010011 | 0.8750 | 83 | 1010011 | 1.7500 |
| 20 | 0010100 | 0.9000 | 84 | 1010100 | 1.8000 |
| 21 | 0010101 | 0.9250 | 85 | 1010101 | 1.8500 |
| 22 | 0010110 | 0.9500 | 86 | 1010110 | 1.9000 |
| 23 | 0010111 | 0.9750 | 87 | 1010111 | 1.9500 |
| 24 | 0011000 | 1.0000 | 88 | 1011000 | 2.0000 |
| 25 | 0011001 | 1.0250 | 89 | 1011001 | 2.0500 |
| 26 | 0011010 | 1.0500 | 90 | 1011010 | 2.1000 |
| 27 | 0011011 | 1.0750 | 91 | 1011011 | 2.1500 |
| 28 | 0011100 | 1.1000 | 92 | 1011100 | 2.2000 |
| 29 | 0011101 | 1.1250 | 93 | 1011101 | 2.2500 |
| 30 | 0011110 | 1.1500 | 94 | 1011110 | 2.3000 |
| 31 | 0011111 | 1.1750 | 95 | 1011111 | 2.3500 |
| 32 | 0100000 | 1.2000 | 96 | 1100000 | 2.4000 |
| 33 | 0100001 | 1.2250 | 97 | 1100001 | 2.4500 |
| 34 | 0100010 | 1.2500 | 98 | 1100010 | 2.5000 |
| 35 | 0100011 | 1.2750 | 99 | 1100011 | 2.5500 |
| 36 | 0100100 | 1.3000 | 100 | 1100100 | 2.6000 |
| 37 | 0100101 | 1.3250 | 101 | 1100101 | 2.6500 |
| 38 | 0100110 | 1.3500 | 102 | 1100110 | 2.7000 |
| 39 | 0100111 | 1.3750 | 103 | 1100111 | 2.7500 |
| 40 | 0101000 | 1.4000 | 104 | 1101000 | 2.8000 |
| 41 | 0101001 | 1.4250 | 105 | 1101001 | 2.8500 |
| 42 | 0101010 | 1.4500 | 106 | 1101010 | 2.9000 |
| 43 | 0101011 | 1.4750 | 107 | 1101011 | 2.9500 |
| 44 | 0101100 | 1.5000 | 108 | 1101100 | 3.0000 |
| 45 | 0101101 | 1.5250 | 109 | 1101101 | 3.0500 |

Table 64. SW3A/B output voltage configuration (continued)

| Low output voltage range ${ }^{\text {(50) }}$ |  |  | High output voltage range |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set point | SW3x[6:0] | SW3x output | Set point | SW3x[6:0] | sw3x output |
| 46 | 0101110 | 1.5500 | 110 | 1101110 | 3.1000 |
| 47 | 0101111 | 1.5750 | 111 | 1101111 | 3.1500 |
| 48 | 0110000 | 1.6000 | 112 | 1110000 | 3.2000 |
| 49 | 0110001 | 1.6250 | 113 | 1110001 | 3.2500 |
| 50 | 0110010 | 1.6500 | 114 | 1110010 | 3.3000 |
| 51 | 0110011 | 1.6750 | 115 | 1110011 | Reserved |
| 52 | 0110100 | 1.7000 | 116 | 1110100 | Reserved |
| 53 | 0110101 | 1.7250 | 117 | 1110101 | Reserved |
| 54 | 0110110 | 1.7500 | 118 | 1110110 | Reserved |
| 55 | 0110111 | 1.7750 | 119 | 1110111 | Reserved |
| 56 | 0111000 | 1.8000 | 120 | 1111000 | Reserved |
| 57 | 0111001 | 1.8250 | 121 | 1111001 | Reserved |
| 58 | 0111010 | 1.8500 | 122 | 1111010 | Reserved |
| 59 | 0111011 | 1.8750 | 123 | 1111011 | Reserved |
| 60 | 0111100 | 1.9000 | 124 | 1111100 | Reserved |
| 61 | 0111101 | 1.9250 | 125 | 1111101 | Reserved |
| 62 | 0111110 | 1.9500 | 126 | 1111110 | Reserved |
| 63 | 0111111 | 1.9750 | 127 | 1111111 | Reserved |

Notes
50. For voltages less than 2.0 V , only use set points 0 to 63 .

Table 65 provides a list of registers used to configure and operate SW3A/B. A detailed description on each of these register is provided on Tables 66 through Table 75.

Table 65. SW3AB register summary

| Register | Address | Output |
| :--- | :---: | :--- |
| SW3AVOLT | $0 \times 3 C$ | SW3A output voltage set point on normal operation |
| SW3ASTBY | $0 \times 3 D$ | SW3A output voltage set point on standby |
| SW3AOFF | $0 \times 3 E$ | SW3A output voltage set point on sleep |
| SW3AMODE | $0 \times 3 F$ | SW3A switching mode selector register |
| SW3ACONF | $0 \times 40$ | SW3A DVS, phase, frequency and ILIM configuration |
| SW3BVOLT | $0 \times 43$ | SW3B output voltage set point on normal operation |
| SW3BSTBY | $0 \times 44$ | SW3B output voltage set point on standby |
| SW3BOFF | $0 \times 45$ | SW3B output voltage set point on sleep |
| SW3BMODE | $0 \times 46$ | SW3B switching mode selector register |
| SW3BCONF | SW3B DVS, phase, frequency and ILIM configuration |  |

Table 66. Register SW3AVOLT - ADDR 0x3C

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3A | $5: 0$ | R/W | $0 \times 00$ | Sets the SW3A output voltage (Independent) or <br> SW3A/B output voltage (single/dual phase), <br> during normal operation mode. See Table 64 for <br> all possible configurations. |
| SW3A | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW3A <br> (independent) or SW3A/B (single/dual phase). <br> Set during OTP or TBB configuration only. See <br> Table 64 for all possible configurations. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 67. Register SW3ASTBY - ADDR 0x3D

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3ASTBY | $5: 0$ | R/W | $0 \times 00$ | Sets the SW3A output voltage (independent) or <br> SW3A/B output voltage (single/dual phase), <br> during standby mode. See Table 64 for all <br> possible configurations. |
| SW3ASTBY | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW3A <br> (independent) or SW3A/B (single/dual phase) on <br> standby mode. This bit inherits the value <br> configured on bit SW3A[6] during OTP or TBB <br> configuration. See Table 64 for all possible <br> configurations. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 68. Register SW3AOFF - ADDR 0x3E

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3AOFF | $5: 0$ | R/W | $0 \times 00$ | Sets the SW3A output voltage (independent) or <br> SW3A/B output voltage (single/dual phase), <br> during sleep mode. See Table 64 for all possible <br> configurations. |
| SW3AOFF | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW3A <br> (independent) or SW3A/B (single/dual phase) on <br> sleep mode. This bit inherits the value configured <br> on bit SW3A[6] during OTP or TBB configuration. <br> See Table 64 for all possible configurations. |
| UNUSED | 7 | - | $0 x 00$ | unused |

Table 69. Register SW3AMODE - ADDR 0x3F

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3AMODE | $3: 0$ | R/W | $0 \times 80$ | Sets the SW3A (Independent) or SW3A/B (single/ <br> dual phase) switching operation mode. <br> See Table 29 for all possible configurations. |
| UNUSED | 4 | - | $0 x 00$ | unused |
| SW3AOMODE | 5 | R/W | $0 x 00$ | (single/dual phase) when in sleep mode. <br> $0=$ OFF <br> 1 = PFM |
| UNUSED | $7: 6$ | - | $0 x 00$ | unused |

Table 70. Register SW3ACONF - ADDR 0×40

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3AILIM | 0 | R/W | $0 \times 00$ | SW3A current limit level selection <br> 0 = High level current limit <br> = Low level current limit |
| UNUSED | 1 | R/W | $0 x 00$ | unused |
| SW3AFREQ | $3: 2$ | R/W | $0 x 00$ | SW3A switching frequency selector. See <br> Table 37. |
| SW3APHASE | $5: 4$ | R/W | $0 \times 00$ | SW3A phase clock selection. See Table 35. |
| SW3ADVSSPEED | $7: 6$ | R/W | $0 \times 00$ | SW3A DVS speed selection. See Table 34. |

Table 71. Register SW3BVOLT - ADDR $0 \times 43$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3B | $5: 0$ | R/W | $0 x 00$ | Sets the SW3B output voltage (independent) <br> during normal operation mode. See Table 64 for <br> all possible configurations. |
| SW3B | 6 | R | $0 x 00$ | Sets the operating output voltage range for SW3B <br> (independent). Set during OTP or TBB <br> configuration only. See Table 64 for all possible <br> configurations. |
| UNUSED | 7 | - | $0 x 00$ | unused |

Table 72. Register SW3BSTBY - ADDR 0x44

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3BSTBY | $5: 0$ | R/W | $0 x 00$ | Sets the SW3B output voltage (Independent) <br> during standby mode. See Table 64 for all <br> possible configurations. |
| SW3BSTBY | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW3B <br> (independent) on standby mode. This bit inherits <br> the value configured on bit SW3B[6] during OTP <br> or TBB configuration. See Table 64 for all <br> possible configurations. |
| UNUSED | 7 | - | $0 x 00$ | unused |

Table 73. Register SW3BOFF - ADDR 0x45

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3BOFF | $5: 0$ | R/W | $0 \times 00$ | Sets the SW3B output voltage (independent) <br> during sleep mode. See Table 64 for all possible <br> configurations. |
| SW3BOFF | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW3B <br> (independent) on sleep mode. This bit inherits the <br> value configured on bit SW3B[6] during OTP or <br> TBB configuration. See Table 64 for all possible <br> configurations. |
| UNUSED | 7 | - | $0 x 00$ | unused |

Table 74. Register SW3BMODE - ADDR $0 \times 46$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3BMODE | $3: 0$ | R/W | $0 \times 80$ | Sets the SW3B (Independent) switching <br> operation mode. See Table 29 for all possible <br> configurations. |
| UNUSED | 4 | - | $0 x 00$ | unused |
| SW3BOMODE | 5 | R/W | $0 x 00$ | Set status of SW3B (Independent) when in sleep <br> mode. <br> $0=$ OFF <br> $1=$ PFM |
| UNUSED | $7: 6$ | - | $0 x 00$ | unused |

Table 75. Register SW3BCONF - ADDR 0x47

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW3BILIM | 0 | R/W | $0 x 00$ | SW3B current limit level selection <br> 0 = High level current limit <br> = Low level current limit |
| UNUSED | 1 | R/W | $0 \times 00$ | unused |
| SW3BFREQ | $3: 2$ | R/W | $0 x 00$ | SW3B switching frequency selector. See Table 37. |
| SW3BPHASE | $5: 4$ | R/W | $0 x 00$ | SW3B phase clock selection. See Table 35. |
| SW3BDVSSPEED | $7: 6$ | R/W | $0 \times 00$ | SW3B DVS speed selection. See Table 34. |

### 6.4.4.5.5 SW3A/B external components

Table 76. SW3A/B external component requirements

|  |  | Mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Components | Description | SW3A/B single phase | SW3A/B dual phase | SW3A independent SW3B independent |
| $\mathrm{C}_{\text {INSW3A }}{ }^{(51)}$ | SW3A input capacitor | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {IN3AHF }}{ }^{(51)}$ | SW3A decoupling input capacitor | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {INSW3B }}{ }^{(51)}$ | SW3B input capacitor | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {IN3BHFF }}{ }^{(51)}$ | SW3B decoupling input capacitor | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {osw3A }}{ }^{(51)}$ | SW3A output capacitor | $4 \times 22 \mu \mathrm{~F}$ | $2 \times 22 \mu \mathrm{~F}$ | $2 \times 22 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {OSW3B }}{ }^{(51)}$ | SW3B output capacitor | - | $2 \times 22 \mu \mathrm{~F}$ | $2 \times 22 \mu \mathrm{~F}$ |
| Lsw3A | SW3A inductor | $\begin{gathered} 1.0 \mu \mathrm{H} \\ \mathrm{DCR}=50 \mathrm{~m} \Omega \\ \mathrm{I}_{\mathrm{SAT}}=3.9 \mathrm{~A} \end{gathered}$ | $\begin{aligned} & 1.0 \mu \mathrm{H} \\ & \mathrm{DCR}=60 \mathrm{~m} \Omega \\ & \mathrm{I}_{\mathrm{SAT}}=3.0 \mathrm{~A} \end{aligned}$ | $\begin{gathered} 1.0 \mu \mathrm{H} \\ \mathrm{DCR}=60 \mathrm{~m} \Omega \\ \mathrm{I}_{\mathrm{SAT}}=3.0 \mathrm{~A} \end{gathered}$ |
| Lsw3b | SW3B inductor | - | $\begin{aligned} & 1.0 \mu \mathrm{H} \\ & \mathrm{DCR}=60 \mathrm{~m} \Omega \\ & \mathrm{I}_{\mathrm{SAT}}=3.0 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 1.0 \mu \mathrm{H} \\ & \mathrm{DCR}=60 \mathrm{~m} \Omega \\ & \mathrm{I}_{\mathrm{SAT}}=3.0 \mathrm{~A} \end{aligned}$ |

Notes
51. Use X 5 R or X 7 R capacitors.

### 6.4.4.5.6 SW3A/B specifications

Table 77. SW3A/B electrical characteristics
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\text {SW } 3 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 3 \mathrm{x}}=1.5 \mathrm{~V}$, $I_{S W 3 x}=100 \mathrm{~mA}, \mathrm{SW} 3 \mathrm{x}$ PWRSTG[2:0] = [111], typical external component values, $\mathrm{f}_{\mathrm{SW} 3 \mathrm{x}}=2.0 \mathrm{MHz}$, single/dual phase and independent mode, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 3 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 3 \mathrm{x}}=1.5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 3 \mathrm{x}}=100 \mathrm{~mA}$, SW3x_PWRSTG[2:0] = [111], and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- |

Switch mode supply SW3a/B

| $\mathrm{VIN}_{\text {SW3x }}$ | Operating input voltage | 2.8 | - | 4.5 | V | (52) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SW3x }}$ | Nominal output voltage | - | Table 64 | - | V |  |
| $\mathrm{V}_{\text {SW3xACC }}$ | ```Output voltage accuracy - PWM, APS \(2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 3 \mathrm{x}}<\mathrm{ISW}^{2} \mathrm{x}_{\mathrm{MAX}}\) \(0.625 \mathrm{~V}<\mathrm{V}_{\text {SW3x }}<0.85 \mathrm{~V}\) \(0.875 \mathrm{~V}<\mathrm{V}_{\text {SW3x }}<1.975 \mathrm{~V}\) \(2.0 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 3 \mathrm{x}}<3.3 \mathrm{~V}\) - PFM , steady state \(\left(2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 3 \mathrm{x}}<50 \mathrm{~mA}\right)\) \(0.625 \mathrm{~V}<\mathrm{V}_{\text {SW3x }}<0.675 \mathrm{~V}\) \(0.7 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 3 \mathrm{x}}<0.85 \mathrm{~V}\) \(0.875 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 3 \mathrm{x}}<1.975 \mathrm{~V}\) \(2.0 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 3 \mathrm{x}}<3.3 \mathrm{~V}\)``` | $\begin{gathered} -25 \\ -3.0 \% \\ -6.0 \% \\ \\ -65 \\ -45 \\ -3.0 \% \\ -3.0 \% \end{gathered}$ | $\begin{aligned} & \text { - } \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 25 \\ 3.0 \% \\ 6.0 \% \\ \\ 65 \\ 45 \\ 3.0 \% \\ 3.0 \% \end{gathered}$ | $\begin{gathered} \text { mV } \\ \% \end{gathered}$ |  |
| $I_{\text {SW3x }}$ | Rated output load current <br> - $2.8 \mathrm{~V}<\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}, 0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 3 \mathrm{x}}<3.3 \mathrm{~V}$ <br> PWM, APS mode single/dual phase PWM, APS mode independent (per phase) |  | - | $\begin{aligned} & 2500 \\ & 1250 \end{aligned}$ | mA | (53) |
| $I_{\text {SW3xLIM }}$ | Current limiter peak current detection <br> - Single phase (current through inductor) $\begin{aligned} & \text { SW3xILIM }=0 \\ & \text { SW3xILIM }=1 \end{aligned}$ <br> - Independent mode or dual phase (current through inductor per phase) $\begin{aligned} & \text { SW3xILIM }=0 \\ & \text { SW3xILIM }=1 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 2.7 \\ & \\ & 1.8 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.8 \end{aligned}$ <br> 2.5 <br> 1.9 | 6.5 4.9 <br> 4.9 <br> 3.3 <br> 2.5 | A |  |
| $\mathrm{V}_{\text {SW3xOSH }}$ | $\begin{aligned} & \text { Start-up overshoot } \\ & \text { ISW3x }=0.0 \mathrm{~mA} \\ & \text { DVS } \mathrm{clk}=25 \mathrm{mV} / 4 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 3 \mathrm{x}}=4.5 \mathrm{~V} \end{aligned}$ | - | - | 66 | mV |  |
| $\mathrm{tON}_{\text {SW3x }}$ | ```Turn-on time Enable to \(90 \%\) of end value \(I_{s w 3 x}=0 \mathrm{~mA}\) DVS clk \(=25 \mathrm{mV} / 4 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 3 \mathrm{x}}=4.5 \mathrm{~V}\)``` | - | - | 500 | $\mu \mathrm{s}$ |  |
| $\mathrm{f}_{\text {SW3x }}$ | Switching frequency $\begin{aligned} & \text { SW3xFREQ[1:0] }=00 \\ & \text { SW3xFREQ[1:0] }=01 \\ & \text { SW3xFREQ[1:0] }=10 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | MHz |  |
| $\eta_{\text {SW3AB }}$ | Efficiency (single phase) <br> - $\mathrm{f}_{\mathrm{SW} 3}=2.0 \mathrm{MHz}, \mathrm{L}_{\mathrm{sw} 3 x} 1.0 \mu \mathrm{H}$ PFM, $1.5 \mathrm{~V}, 1.0 \mathrm{~mA}$ PFM, $1.5 \mathrm{~V}, 50 \mathrm{~mA}$ APS, PWM $1.5 \mathrm{~V}, 500 \mathrm{~mA}$ APS, PWM $1.5 \mathrm{~V}, 750 \mathrm{~mA}$ APS, PWM $1.5 \mathrm{~V}, 1250 \mathrm{~mA}$ APS, PWM $1.5 \mathrm{~V}, 2500 \mathrm{~mA}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 84 \\ & 85 \\ & 89 \\ & 89 \\ & 85 \\ & 80 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | \% |  |
| $\Delta \mathrm{V}_{\text {SW }}$ 3x | Output ripple | - | 10 | - | mV |  |

Table 77. SW3A/B electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\mathrm{SW} 3 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 3 \mathrm{x}}=1.5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 3 \mathrm{x}}=100 \mathrm{~mA}$, SW3x_PWRSTG[2:0] = [111], typical external component values, $\mathrm{f}_{\mathrm{SW} 3 \mathrm{x}}=2.0 \mathrm{MHz}$, single/dual phase and independent mode, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathbb{I N}}=\mathrm{VIN}_{\mathrm{SW} 3 \mathrm{x}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 3 \mathrm{x}}=1.5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 3 \mathrm{x}}=100 \mathrm{~mA}$, SW3x_PWRSTG[2:0] = [111], and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Switch mode supply SW3a/B (continued)

| $V_{\text {SW3xLIR }}$ | Line regulation (APS, PWM) | - | - | 20 | mV |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SW3xLOR }}$ | DC load regulation (APS, PWM) | - | - | 20 | mV |  |
| $\mathrm{V}_{\text {SW3xLOTR }}$ | Transient load regulation <br> - Transient load $=0.0 \mathrm{~mA}$ to $\mathrm{I}_{\mathrm{SW} 3 x} / 2, \mathrm{di} / \mathrm{dt}=100 \mathrm{~mA} / \mu \mathrm{s}$ Overshoot Undershoot | - | - | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | mV |  |
| ${ }_{\text {ISW3xQ }}$ | Quiescent current <br> PFM mode (single/dual phase) APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode) | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 22 \\ 300 \\ 50 \\ 250 \\ 150 \end{gathered}$ |  | $\mu \mathrm{A}$ |  |
| Ronsw3AP | SW3A P-MOSFET R ${ }_{\text {DS(on) }}$ at $\mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\text {SW3A }}=3.3 \mathrm{~V}$ | - | 215 | 245 | $\mathrm{m} \Omega$ |  |
| RONSW3AN | SW3A N-MOSFET R ${ }_{\text {DS(on) }}$ at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 3 \mathrm{~A}}=3.3 \mathrm{~V}$ | - | 258 | 326 | $\mathrm{m} \Omega$ |  |
| ISW3APQ | SW3A P-MOSFET leakage current $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN}}^{\mathrm{SW} 3 \mathrm{~A}}, ~=4.5 \mathrm{~V}$ | - | - | 7.5 | $\mu \mathrm{A}$ |  |
| ISW3ANQ | SW3A N-MOSFET leakage current $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 3 \mathrm{~A}}=4.5 \mathrm{~V}$ | - | - | 2.5 | $\mu \mathrm{A}$ |  |
| Ronsw3BP | SW3B P-MOSFET R $\mathrm{DS}_{\text {(on) }}$ at $\mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\text {SW3B }}=3.3 \mathrm{~V}$ | - | 215 | 245 | $\mathrm{m} \Omega$ |  |
| Ronsw3Bn | SW3B N-MOSFET R $\mathrm{DS}_{\text {(on) }}$ at $\mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\text {SW3B }}=3.3 \mathrm{~V}$ | - | 258 | 326 | $\mathrm{m} \Omega$ |  |
| $I_{\text {SW3BPQ }}$ | SW3B P-MOSFET leakage current $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN}}^{\mathrm{SW} 3 \mathrm{~B}}, ~=4.5 \mathrm{~V}$ | - | - | 7.5 | $\mu \mathrm{A}$ |  |
| $I_{\text {SW3BPQ }}$ | SW3B N-MOSFET leakage current $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 3 \mathrm{~B}}=4.5 \mathrm{~V}$ | - | - | 2.5 | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {SW3xDIS }}$ | Discharge resistance | - | 600 | - | W |  |

Notes
52. When output is set to $>2.6 \mathrm{~V}$ the output will follow the input down when $\mathrm{V}_{\mathbb{I N}}$ gets near 2.8 V .
53. The higher output voltages available depend on the voltage drop in the conduction path as given by the following equation: $\left(V_{I N}{ }_{S W 3 x}-V_{S W 3 x}\right)=I_{S W 3 x}{ }^{*}\left(D C R\right.$ of Inductor $+R_{O N S W 3 x P}+P C B$ trace resistance $)$.


Figure 20. SW3AB single phase efficiency waveforms

### 6.4.4.6 SW4

SW4 is a 1.0 A rated single phase buck regulator capable of operating in two modes. In its default mode, it operates as a normal buck regulator with a programmable output between 0.400 V and 3.300 V . It is capable of operating in the three available switching modes: PFM, APS, and PWM, described on Table 29 and configured by the SW4MODE[3:0] bits, as shown in Table 30.
If the system requires DDR memory termination, SW4 can be used in its VTT mode. In the VTT mode, its reference voltage tracks the output voltage of SW3A, scaled by 0.5 . Furthermore, when in VTT mode, only the PWM switching mode is allowed. The VTT mode can be configured by use of VTT bit in the OTP_SW4_CONFIG register.
Figure 21 shows the block diagram and the external component connections for the SW4 regulator.


Figure 21. SW4 block diagram

### 6.4.4.6.1 SW4 setup and control registers

To set the SW4 in regulator or VTT mode, bit VTT of the register OTP_SW4_CONF register on Table 136. Extended page 1, page 106, is programmed during OTP or TBB configuration; setting bit VTT to "1" enables SW4 to operate in VTT mode and "0" in Regulator mode. See 6.1.2 One time programmability (OTP), page 20 for detailed information on OTP configuration.
In regulator mode, the SW4 output voltage is programmable from 0.400 V to 3.300 V ; however, bit SW4[6] in the SW4VOLT register is read-only during normal operation. Its value is determined by the default configuration, or may be changed by using the OTP registers. Once $\mathrm{SW} 4[6]$ is set to " 0 ", the output is limited to the lower output voltages, from 0.400 V to 1.975 V with 25 mV increments, as determined by the $S W 4[5: 0]$ bits. Likewise, once the $S W 4[6]$ bit is set to " 1 ", the output voltage is limited to the higher output voltage range from 0.800 V to 3.300 V with 50 mV increments, as determined by the SW4[5:0] bits.

To optimize the performance of the regulator, it is recommended that only voltages from 2.000 V to 3.300 V be used in the high range and that that the lower range be used for voltages from 0.400 V to 1.975 V .
The output voltage set point is independently programmed for normal, standby, and sleep mode by setting the SW4[5:0], SW4STBY[5:0], and SW4OFF[5:0] bits, respectively. However, the initial state of the SW4[6] bit is copied into bits SW4STBY[6], and SW4OFF[6] bits, so the output voltage range remains the same on all three operating modes. Table 78 shows the output voltage coding valid for SW4.
Note: Voltage set points of 0.6 V and below are not supported, except in VTT mode.
Table 78. SW4 output voltage configuration

| Low output voltage range ${ }^{(54)}$ |  |  | High output voltage range |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Point | SW4[6:0] | SW4 output | Set Point | SW4[6:0] | SW4 output |
| 0 | 0000000 | 0.4000 | 64 | 1000000 | 0.8000 |
| 1 | 0000001 | 0.4250 | 65 | 1000001 | 0.8500 |
| 2 | 0000010 | 0.4500 | 66 | 1000010 | 0.9000 |
| 3 | 0000011 | 0.4750 | 67 | 1000011 | 0.9500 |
| 4 | 0000100 | 0.5000 | 68 | 1000100 | 1.0000 |
| 5 | 0000101 | 0.5250 | 69 | 1000101 | 1.0500 |
| 6 | 0000110 | 0.5500 | 70 | 1000110 | 1.1000 |
| 7 | 0000111 | 0.5750 | 71 | 1000111 | 1.1500 |
| 8 | 0001000 | 0.6000 | 72 | 1001000 | 1.2000 |
| 9 | 0001001 | 0.6250 | 73 | 1001001 | 1.2500 |
| 10 | 0001010 | 0.6500 | 74 | 1001010 | 1.3000 |
| 11 | 0001011 | 0.6750 | 75 | 1001011 | 1.3500 |
| 12 | 0001100 | 0.7000 | 76 | 1001100 | 1.4000 |
| 13 | 0001101 | 0.7250 | 77 | 1001101 | 1.4500 |
| 14 | 0001110 | 0.7500 | 78 | 1001110 | 1.5000 |
| 15 | 0001111 | 0.7750 | 79 | 1001111 | 1.5500 |
| 16 | 0010000 | 0.8000 | 80 | 1010000 | 1.6000 |
| 17 | 0010001 | 0.8250 | 81 | 1010001 | 1.6500 |
| 18 | 0010010 | 0.8500 | 82 | 1010010 | 1.7000 |
| 19 | 0010011 | 0.8750 | 83 | 1010011 | 1.7500 |
| 20 | 0010100 | 0.9000 | 84 | 1010100 | 1.8000 |
| 21 | 0010101 | 0.9250 | 85 | 1010101 | 1.8500 |
| 22 | 0010110 | 0.9500 | 86 | 1010110 | 1.9000 |
| 23 | 0010111 | 0.9750 | 87 | 1010111 | 1.9500 |
| 24 | 0011000 | 1.0000 | 88 | 1011000 | 2.0000 |
| 25 | 0011001 | 1.0250 | 89 | 1011001 | 2.0500 |
| 26 | 0011010 | 1.0500 | 90 | 1011010 | 2.1000 |
| 27 | 0011011 | 1.0750 | 91 | 1011011 | 2.1500 |
| 28 | 0011100 | 1.1000 | 92 | 1011100 | 2.2000 |
| 29 | 0011101 | 1.1250 | 93 | 1011101 | 2.2500 |
| 30 | 0011110 | 1.1500 | 94 | 1011110 | 2.3000 |
| 31 | 0011111 | 1.1750 | 95 | 1011111 | 2.3500 |
| 32 | 0100000 | 1.2000 | 96 | 1100000 | 2.4000 |
| 33 | 0100001 | 1.2250 | 97 | 1100001 | 2.4500 |
| 34 | 0100010 | 1.2500 | 98 | 1100010 | 2.5000 |

Table 78. SW4 output voltage configuration (continued)

| Low output voltage range ${ }^{(54)}$ |  |  | High output voltage range |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Point | SW4[6:0] | SW4 output | Set Point | SW4[6:0] | SW4 output |
| 35 | 0100011 | 1.2750 | 99 | 1100011 | 2.5500 |
| 36 | 0100100 | 1.3000 | 100 | 1100100 | 2.6000 |
| 37 | 0100101 | 1.3250 | 101 | 1100101 | 2.6500 |
| 38 | 0100110 | 1.3500 | 102 | 1100110 | 2.7000 |
| 39 | 0100111 | 1.3750 | 103 | 1100111 | 2.7500 |
| 40 | 0101000 | 1.4000 | 104 | 1101000 | 2.8000 |
| 41 | 0101001 | 1.4250 | 105 | 1101001 | 2.8500 |
| 42 | 0101010 | 1.4500 | 106 | 1101010 | 2.9000 |
| 43 | 0101011 | 1.4750 | 107 | 1101011 | 2.9500 |
| 44 | 0101100 | 1.5000 | 108 | 1101100 | 3.0000 |
| 45 | 0101101 | 1.5250 | 109 | 1101101 | 3.0500 |
| 46 | 0101110 | 1.5500 | 110 | 1101110 | 3.1000 |
| 47 | 0101111 | 1.5750 | 111 | 1101111 | 3.1500 |
| 48 | 0110000 | 1.6000 | 112 | 1110000 | 3.2000 |
| 49 | 0110001 | 1.6250 | 113 | 1110001 | 3.2500 |
| 50 | 0110010 | 1.6500 | 114 | 1110010 | 3.3000 |
| 51 | 0110011 | 1.6750 | 115 | 1110011 | Reserved |
| 52 | 0110100 | 1.7000 | 116 | 1110100 | Reserved |
| 53 | 0110101 | 1.7250 | 117 | 1110101 | Reserved |
| 54 | 0110110 | 1.7500 | 118 | 1110110 | Reserved |
| 55 | 0110111 | 1.7750 | 119 | 1110111 | Reserved |
| 56 | 0111000 | 1.8000 | 120 | 1111000 | Reserved |
| 57 | 0111001 | 1.8250 | 121 | 1111001 | Reserved |
| 58 | 0111010 | 1.8500 | 122 | 1111010 | Reserved |
| 59 | 0111011 | 1.8750 | 123 | 1111011 | Reserved |
| 60 | 0111100 | 1.9000 | 124 | 1111100 | Reserved |
| 61 | 0111101 | 1.9250 | 125 | 1111101 | Reserved |
| 62 | 0111110 | 1.9500 | 126 | 1111110 | Reserved |
| 63 | 0111111 | 1.9750 | 127 | 1111111 | Reserved |

Notes
54. For voltages less than 2.0 V , only use set points 0 to 63 .

Full setup and control of SW4 is done through the $I^{2} \mathrm{C}$ registers listed on Table 79, and a detailed description of each one of the registers is provided in Tables 80 to Table 84.

Table 79. SW4 register summary

| Register | Address | Description |
| :--- | :---: | :--- |
| SW4VOLT | $0 \times 4 \mathrm{~A}$ | Output voltage set point on normal operation |
| SW4STBY | $0 \times 4 \mathrm{~B}$ | Output voltage set point on standby |
| SW4OFF | $0 \times 4 \mathrm{C}$ | Output voltage set point on sleep |
| SW4MODE | $0 \times 4 \mathrm{D}$ | Switching mode selector register |
| SW4CONF | $0 \times 4 \mathrm{E}$ | DVS, phase, frequency and ILIM configuration |

PF0100Z

Table 80. Register SW4VOLT - ADDR 0x4A

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW4 | $5: 0$ | R/W | $0 \times 00$ | Sets the SW4 output voltage during normal <br> operation mode. See Table 78 for all possible <br> configurations. |
| SW4 | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW4. <br> Set during OTP or TBB configuration only. See <br> Table 78 for all possible configurations. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 81. Register SW4STBY - ADDR 0x4B

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW4STBY | $5: 0$ | R/W | $0 x 00$ | Sets the SW4 output voltage during standby <br> mode. See Table 78 for all possible <br> configurations. |
| SW4STBY | 6 | R | $0 x 00$ | Sets the operating output voltage range for SW4 <br> on standby mode. This bit inherits the value <br> configured on bit SW4[6] during OTP or TBB <br> configuration. See Table 78 for all possible <br> configurations. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 82. Register SW4OFF - ADDR 0x4C

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW4OFF | $5: 0$ | R/W | $0 \times 00$ | Sets the SW4 output voltage during sleep mode. <br> See Table 78 for all possible configurations. |
| SW4OFF | 6 | R | $0 \times 00$ | Sets the operating output voltage range for SW4 <br> on sleep mode. This bit inherits the value <br> configured on bit SW4[6] during OTP or TBB <br> configuration. See Table 78 for all possible <br> configurations. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 83. Register SW4MODE - ADDR 0x4D

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW4MODE | $3: 0$ | R/W | $0 \times 80$ | Sets the SW4 switching operation mode. <br> See Table 29 for all possible configurations. |
| UNUSED | 4 | - | $0 \times 00$ | unused |
| SW4OMODE | 5 | R/W | $0 \times 00$ | Set status of SW4 when in sleep mode <br> $0=$ OFF <br> $1=$ PFM |
| UNUSED | $7: 6$ | - | $0 \times 00$ | unused |

Table 84. Register SW4CONF - ADDR 0x4E

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW4ILIM | 0 | R/W | $0 x 00$ | SW4 current limit level selection <br> 0 = High level Current limit <br> = Low level Current limit |
| UNUSED | 1 | R/W | $0 \times 00$ | unused |
| SW4FREQ | $3: 2$ | R/W | $0 x 00$ | SW4 switching frequency selector. See Table 37. |
| SW4PHASE | $5: 4$ | R/W | $0 x 00$ | SW4 phase clock selection. See Table 35. |
| SW4DVSSPEED | $7: 6$ | R/W | $0 \times 00$ | SW4 DVS speed selection. See Table 34. |

### 6.4.4.6.2 SW4 external components

Table 85. SW4 external component requirements

| Components | Description | Values |
| :--- | :--- | :---: |
| $\mathrm{C}_{\text {INSW4 }}{ }^{(55)}$ | SW4 input capacitor | $4.7 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {IN4HF }}{ }^{(55)}$ | SW4 decoupling input capacitor | $0.1 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {OSW4 }}{ }^{(55)}$ | SW4 output capacitor | $2 \times 22 \mu \mathrm{~F}$ |
| $\mathrm{~L}_{\text {SW4 }}$ | SW4 inductor | $1.0 \mu \mathrm{H}$ <br> DCR $=60 \mathrm{~m} \Omega$ <br> $\mathrm{I}_{\text {SAT }}=3.0 \mathrm{~A}$ |

Notes
55. Use X5R or X7R capacitors.

### 6.4.4.6.3 SW4 specifications

Table 86. SW4 electrical characteristics
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 4}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{SW} 4}=1.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 4}=100 \mathrm{~mA}$, SW4_PWRSTG[2:0] = [101], typical external component values, $\mathrm{f}_{\mathrm{SW} 4}=2.0 \mathrm{MHz}$, single/dual phase and independent mode, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 4}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 4}=1.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 4}=100 \mathrm{~mA}$, SW4_PWRSTG[2:0] $=$ [101], and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Switch Mode Supply SW4

| $\mathrm{VIN}_{\text {SW4 }}$ | Operating input voltage | 2.8 | - | 4.5 | V | (56) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SW4 }}$ | Nominal output voltage <br> Normal operation VTT mode |  | $\frac{\text { Table } 78}{V_{\text {SW3AFB }} / 2}$ | - | V |  |
| $\mathrm{V}_{\text {SW4ACC }}$ | Output voltage accuracy <br> - PWM, APS, $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 4}<1.0 \mathrm{~A}$ $\begin{aligned} & 0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 4}<0.85 \mathrm{~V} \\ & 0.875 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 4}<1.975 \mathrm{~V} \\ & 2.0 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 4}<3.3 \mathrm{~V} \end{aligned}$ <br> - PFM, steady state, $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 4}<50 \mathrm{~mA}$ $\begin{aligned} & 0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 4}<0.675 \mathrm{~V} \\ & 0.7 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 4}<0.85 \mathrm{~V} \\ & 0.875 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 4}<1.975 \mathrm{~V} \\ & 2.0 \mathrm{~V}<\mathrm{V}_{\mathrm{SW} 4}<3.3 \mathrm{~V} \end{aligned}$ <br> - VTT mode , $2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, 0<\mathrm{I}_{\mathrm{SW} 4}<1.0 \mathrm{~A}$ | $\begin{gathered} -25 \\ -3.0 \% \\ -6.0 \% \\ \\ -65 \\ -45 \\ -3.0 \% \\ -3.0 \% \\ \\ -40 \end{gathered}$ |  | $\begin{gathered} 25 \\ 3.0 \% \\ 6.0 \% \\ \\ 65 \\ 45 \\ 3.0 \% \\ 3.0 \% \\ \\ 40 \end{gathered}$ | $\begin{gathered} m V \\ \% \end{gathered}$ |  |

Table 86. SW4 electrical characteristics (continued)
All parameters are specified at PF0100Z $T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{PF} 0100 \mathrm{AZ} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\mathrm{SW} 4}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 4}=1.8 \mathrm{~V}$, $I_{\text {SW4 }}=100 \mathrm{~mA}, \mathrm{SW4}$ _PWRSTG[2:0] = [101], typical external component values, $\mathrm{f}_{\mathrm{SW} 4}=2.0 \mathrm{MHz}$, single/dual phase and independent mode, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathbb{I N}}=\mathrm{VIN}_{\mathrm{SW} 4}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 4}=1.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 4}=100 \mathrm{~mA}$, SW4_PWRSTG[2:0] = [101], and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Switch mode supply SW4 (continued)

| Isw4 | Rated output load current $2.8 \mathrm{~V}<\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}, 0.625 \mathrm{~V}<\mathrm{V}_{\mathrm{SW}_{4}}<3.3 \mathrm{~V}$ | - | - | 1000 | mA | (57) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {SW4LIM }}$ | Current limiter peak current detection Current through inductor $\begin{aligned} & \text { SW4ILIM }=0 \\ & \text { SW4ILIM }=1 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.4 \end{aligned}$ | A |  |
| $\mathrm{V}_{\text {SW4OSH }}$ | Start-up overshoot $\begin{aligned} & I_{\mathrm{SW} 4}=0.0 \mathrm{~mA} \\ & \mathrm{DVS} \mathrm{clk}=25 \mathrm{mV} / 4 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 4}=4.5 \mathrm{~V} \end{aligned}$ | - | - | 66 | mV |  |
| tON ${ }_{\text {SW4 }}$ | Turn-on time <br> Enable to $90 \%$ of end value $\mathrm{I}_{\mathrm{SW} 4}=0.0 \mathrm{~mA}$ <br> DVS clk $=25 \mathrm{mV} / 4 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 4}=4.5 \mathrm{~V}$ | - | - | 500 | $\mu \mathrm{s}$ |  |
| $\mathrm{f}_{\text {SW4 }}$ | Switching frequency SW4FREQ[1:0] = 00 SW4FREQ[1:0] = 01 SW4FREQ[1:0] = 10 | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ |  | MHz |  |
| $\eta_{\text {SW4 }}$ | Efficiency <br> - $f_{S W 4}=2.0 \mathrm{MHz}, \mathrm{L}_{\mathrm{sw} 4}=1.0 \mu \mathrm{H}$ <br> PFM, $1.8 \mathrm{~V}, 1.0 \mathrm{~mA}$ <br> PFM, $1.8 \mathrm{~V}, 50 \mathrm{~mA}$ <br> APS, PWM $1.8 \mathrm{~V}, 200 \mathrm{~mA}$ <br> APS, PWM $1.8 \mathrm{~V}, 500 \mathrm{~mA}$ <br> APS, PWM $1.8 \mathrm{~V}, 1000 \mathrm{~mA}$ <br> PWM $0.75 \mathrm{~V}, 200 \mathrm{~mA}$ <br> PWM $0.75 \mathrm{~V}, 500 \mathrm{~mA}$ <br> PWM $0.75 \mathrm{~V}, 1000 \mathrm{~mA}$ | $\begin{aligned} & \text { - } \\ & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 81 \\ & 78 \\ & 87 \\ & 88 \\ & 84 \\ & 78 \\ & 76 \\ & 66 \end{aligned}$ |  | \% |  |
| $\Delta \mathrm{V}_{\text {SW4 }}$ | Output ripple | - | 10 | - | mV |  |
| $V_{\text {SW4LIR }}$ | Line regulation (APS, PWM) | - | - | 20 | mV |  |
| $\mathrm{V}_{\text {SW4LOR }}$ | DC load regulation (APS, PWM) | - | - | 20 | mV |  |
| $\mathrm{V}_{\text {SW4LOTR }}$ | Transient load regulation <br> - Transient load $=0.0 \mathrm{~mA}$ to $500 \mathrm{~mA}, \mathrm{di} / \mathrm{dt}=100 \mathrm{~mA} / \mu \mathrm{s}$ Overshoot Undershoot | - | - | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | mV |  |
| ISW4Q | Quiescent current PFM mode APS mode |  | $\begin{gathered} 22 \\ 145 \end{gathered}$ | - | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {ONSW4P }}$ | SW4 P-MOSFET R $\mathrm{RS}_{\text {(on) }}$ at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 4}=3.3 \mathrm{~V}$ | - | 236 | 274 | $\mathrm{m} \Omega$ |  |
| $\mathrm{R}_{\text {ONSW4N }}$ | SW4 N-MOSFET R $\mathrm{RS}_{\text {(on) }}$ at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 4}=3.3 \mathrm{~V}$ | - | 293 | 378 | $\mathrm{m} \Omega$ |  |
| ISW4PQ | SW4 P-MOSFET leakage current $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 4}=4.5 \mathrm{~V}$ | - | - | 6.0 | $\mu \mathrm{A}$ |  |
| $I_{\text {SW4NQ }}$ | SW4 N-MOSFET leakage current $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 4}=4.5 \mathrm{~V}$ | - | - | 2.0 | $\mu \mathrm{A}$ |  |

Table 86. SW4 electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{I N}=\mathrm{VIN}_{\mathrm{SW} 4}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 4}=1.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 4}=100 \mathrm{~mA}$, SW4_PWRSTG[2:0] = [101], typical external component values, $\mathrm{f}_{\mathrm{SW} 4}=2.0 \mathrm{MHz}$, single/dual phase and independent mode, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN}_{\mathrm{SW} 4}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW} 4}=1.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SW} 4}=100 \mathrm{~mA}$, SW4_PWRSTG[2:0] = [101], and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {SW4DIS }}$ | Discharge Resistance | - | 600 | - | W |  |

Notes
56. When the output is set to $>2.6 \mathrm{~V}$, the output follows the input down when $\mathrm{V}_{\mathbb{I}}$ gets near 2.8 V .
57. The higher output voltages available depend on the voltage drop in the conduction path as given by the following equation: $\left(\mathrm{VIN}_{\mathrm{SW} 4}-\mathrm{V}_{\mathrm{SW} 4}\right)=\mathrm{I}_{\mathrm{SW} 4}{ }^{*}\left(\mathrm{DCR}\right.$ of Inductor $+\mathrm{R}_{\mathrm{ONSW} 4 \mathrm{P}}+\mathrm{PCB}$ trace resistance $)$.


Figure 22. SW4 efficiency waveforms

### 6.4.5 Boost regulator

SWBST is a boost regulator with a programmable output from 5.0 V to 5.15 V . SWBST can supply the VUSB regulator for the USB PHY in OTG mode, as well as the VBUS voltage. Note that the parasitic leakage path for a boost regulator causes the SWBSTOUT and SWBSTFB voltage to be a Schottky drop below the input voltage whenever SWBST is disabled. The switching NMOS transistor is integrated on-chip. Figure 23 shows the block diagram and component connection for the boost regulator.


Figure 23. Boost Regulator Architecture

### 6.4.5.1 SWBST setup and control

Boost regulator control is done through a single register SWBSTCTL described in Table 87. SWBST is included in the power-up sequence if its OTP power-up timing bits, SWBST_SEQ[4:0], are not all zeros.

Table 87. Register SWBSTCTL - ADDR 0x66

| Name | Bit \# | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: |
| SWBST1VOLT | 1:0 | R/W | $0 \times 00$ | Set the output voltage for SWBST $\begin{aligned} & 00=5.000 \mathrm{~V} \\ & 01=5.050 \mathrm{~V} \\ & 10=5.100 \mathrm{~V} \\ & 11=5.150 \mathrm{~V} \end{aligned}$ |
| SWBST1MODE | 3:2 | R | 0x02 | Set the switching mode on normal operation $\begin{aligned} & 00=\text { OFF } \\ & 01=\text { PFM } \\ & 10=\text { Auto }(\text { Default })^{(58)} \\ & 11=\text { APS } \end{aligned}$ |
| UNUSED | 4 | - | $0 \times 00$ | unused |
| SWBST1STBYMODE | 6:5 | R/W | 0x02 | Set the switching mode on standby $\begin{aligned} & 00=\text { OFF } \\ & 01=\text { PFM } \\ & 10=\text { Auto }(\text { Default })^{(58)} \\ & 11=\text { APS } \end{aligned}$ |
| UNUSED | 7 | - | $0 \times 00$ | unused |

## Notes

58. In auto mode, the controller automatically switches between PFM and APS modes depending on the load current. The SWBST regulator starts up by default in the auto mode, if SWBST is part of the startup sequence.

### 6.4.5.2 SWBST external components

Table 88. SWBST external component requirements

| Components | Description | Values |
| :---: | :---: | :---: |
| $\mathrm{C}_{\text {INBSTT }}{ }^{(59)}$ | SWBST input capacitor | $10 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {INBSTHF }}{ }^{\text {(59) }}$ | SWBST decoupling input capacitor | $0.1 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {OBST }}{ }^{\text {(59) }}$ | SWBST output capacitor | $2 \times 22 \mu \mathrm{~F}$ |
| $L_{\text {SBST }}$ | SWBST inductor | $2.2 \mu \mathrm{H}$ |
| $\mathrm{D}_{\text {BST }}$ | SWBST boost diode | 1.0 A, 20 V Schottky |
| Notes <br> 59. Use X5R or X7R capacitors. |  |  |

### 6.4.5.3 SWBST specifications

Table 89. SWBST electrical specifications
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\text {SWBST }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {SWBST }}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {SWBST }}=100 \mathrm{~mA}$, typical external component values, $\mathrm{f}_{\text {SWBST }}=2.0 \mathrm{MHz}$, otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN} \mathrm{SWBST}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {SWBST }}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {SWBST }}=100 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameters | Min. | Typ. | Max. | Units | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Switch mode supply SWBST

| VIN ${ }_{\text {SWBST }}$ | Input voltage range | 2.8 | - | 4.5 | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {SWBST }}$ | Nominal output voltage | - | Table 87 | - | V |  |
| $V_{\text {SWBSTACC }}$ | Output voltage accuracy $\begin{aligned} & 2.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 4.5 \mathrm{~V} \\ & 0<\mathrm{I}_{\text {SWBST }}<\mathrm{ISWBST}_{\text {MAX }} \end{aligned}$ | -4.0 | - | 3.0 | \% |  |
| $\Delta \mathrm{V}_{\text {SWBST }}$ | Output ripple $\begin{aligned} & 2.8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 4.5 \mathrm{~V} \\ & 0<\mathrm{I}_{\text {SWBST }}<\text { ISWBST }_{\text {MAX }} \text {, excluding reverse recovery of Schottky } \\ & \text { diode } \end{aligned}$ | - | - | 120 | $m \vee \mathrm{Vp}$-p |  |
| $V_{\text {SWBSTLOR }}$ | DC load regulation $0<I_{\text {SWBST }}<\text { ISWBST }_{\text {MAX }}$ | - | 0.5 | - | mV/mA |  |
| $V_{\text {SWBSTLIR }}$ | DC line regulation $2.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{SWBST}}=\mathrm{ISWBST}_{\mathrm{MAX}}$ | - | 50 | - | mV |  |
| $I_{\text {SWBST }}$ | Continuous load current $\begin{aligned} & 2.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 3.0 \mathrm{~V} \\ & 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 4.5 \mathrm{~V} \end{aligned}$ | - | - | $\begin{aligned} & 500 \\ & 600 \end{aligned}$ | mA |  |
| Iswbsta | Quiescent current auto | - | 222 | 289 | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {DSONBST }}$ | MOSFET on resistance | - | 206 | 306 | $\mathrm{m} \Omega$ |  |
| IswbStLIM | Peak current limit | 1400 | 2200 | 3200 | mA | (60) |
| $\mathrm{V}_{\text {SWBStosh }}$ | Start-up overshoot $I_{\text {SWBST }}=0.0 \mathrm{~mA}$ | - | - | 500 | mV |  |
| $\mathrm{V}_{\text {SWBSTTR }}$ | Transient load response ISWBST from 1.0 mA to 100 mA in $1.0 \mu \mathrm{~s}$ Maximum transient amplitude | - | - | 300 | mV |  |
| $\mathrm{V}_{\text {SWBSTTR }}$ | Transient load response <br> $I_{\text {SWBST }}$ from 100 mA to 1.0 mA in $1.0 \mu \mathrm{~s}$ Maximum transient amplitude | - | - | 300 | mV |  |

Table 89. SWBST electrical specifications (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{PF} 0100 \mathrm{AZ} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{VIN}_{\text {SWBST }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {SWBST }}=5.0 \mathrm{~V}$, $I_{\text {SWBST }}=100 \mathrm{~mA}$, typical external component values, $\mathrm{f}_{\text {SWBST }}=2.0 \mathrm{MHz}$, otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=\mathrm{VIN} \mathrm{SWBST}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {SWBST }}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {SWBST }}=100 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameters | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch mode supply SWBST (continued) |  |  |  |  |  |  |
| ${ }_{\text {t SWBSTTR }}$ | Transient load response $I_{\text {SWBST }}$ from 1.0 mA to 100 mA in $1.0 \mu \mathrm{~s}$ Time to settle $80 \%$ of transient | - | - | 500 | $\mu \mathrm{s}$ |  |
| ${ }^{\text {STWBSTTR }}$ | Transient load response ISWBST from 100 mA to 1.0 mA in $1.0 \mu \mathrm{~s}$ Time to settle $80 \%$ of transient | - | - | 20 | ms |  |
| IswbsthsQ | NMOS Off leakage SWBSTIN = 4.5 V, SWBSTMODE [1:0] = 00 | - | 1.0 | 5.0 | $\mu \mathrm{A}$ |  |
| ton ${ }_{\text {SWBST }}$ | Turn-on time Enable to $90 \%$ of $\mathrm{V}_{\text {SWBST, }}$, $I_{\text {SWBST }}=0.0 \mathrm{~mA}$ | - | - | 2.0 | ms |  |
| $\mathrm{f}_{\text {SWBST }}$ | Switching frequency | - | 2.0 | - | MHz |  |
| $\eta_{\text {SWBSt }}$ | $\begin{aligned} & \text { Efficiency } \\ & I_{\text {SWBST }}=\text { ISWBST }_{\text {MAX }} \end{aligned}$ | - | 86 | - | \% |  |

Notes
60. Only in auto mode.

### 6.4.6 LDO regulators description

This section describes the LDO regulators provided by the PF0100Z. All regulators use the main bandgap as reference. Refer to 6.3 Bias and references block description, page 23 for further information on the internal reference voltages.
A low-power mode is automatically activated by reducing bias currents when the load current is less than I_Lmax/5. However, the lowest bias currents may be attained by forcing the part into its low-power mode by setting the VGENxLPWR bit. The use of this bit is only recommended when the load is expected to be less than I_Lmax/50, otherwise performance may be degraded. When a regulator is disabled, the output is discharged by an internal pull-down. The pull-down is also activated when RESETBMCU is low.


Figure 24. General LDO block diagram

### 6.4.6.1 Transient response waveforms

Idealized stimulus and response waveforms for transient line and transient load tests are depicted in Figure 25. Note that the transient line and load response refers to the overshoot, or undershoot only, excluding the DC shift.


Figure 25. Transient waveforms

### 6.4.6.2 Short-circuit protection

All general purpose LDOs have short-circuit protection capability. The short-circuit protection (SCP) system includes debounced fault condition detection, regulator shutdown, and processor interrupt generation, to contain failures and minimize the chance of product damage. If a short-circuit condition is detected, the LDO is disabled by resetting its VGENxEN bit, while at the same time, an interrupt VGENxFAULTI is generated to flag the fault to the system processor. The VGENxFAULTI interrupt is maskable through the VGENxFAULTM mask bit.
The SCP feature is enabled by setting the REGSCPEN bit. If this bit is not set, the regulators do not automatically disable upon a shortcircuit detection. However, the current limiter continues to limit the output current of the regulator. By default, the REGSCPEN is not set; therefore, at start-up none of the regulators are disabled if an overloaded condition occurs. A fault interrupt, VGENxFAULTI, is generated in an overload condition regardless of the state of the REGSCPEN bit. See Table 90 for SCP behavior configuration.

Table 90. Short-circuit behavior

| REGSCPEN[0] | Short-circuit behavior |
| :---: | :---: |
| 0 | Current limit |
| 1 | Shutdown |

### 6.4.6.3 LDO regulator control

Each LDO is fully controlled through its respective VGENxCTL register. This register enables the user to set the LDO output voltage according to Table 91 for VGEN1 and VGEN2; and uses the voltage set point on Table 92 for VGEN3 through VGEN6.

Table 91. VGEN1, VGEN2 output voltage configuration

| Set point | VGENx[3:0] | VGENx output (V) |
| :---: | :---: | :---: |
| 0 | 0000 | 0.800 |
| 1 | 0001 | 0.850 |
| 2 | 0010 | 0.900 |
| 3 | 0011 | 0.950 |
| 4 | 0100 | 1.000 |
| 5 | 0101 | 1.050 |
| 6 | 0110 | 1.100 |
| 7 | 1000 | 1.150 |
| 8 | 1001 | 1.200 |
| 10 | 1010 | 1.250 |
| 11 | 11011 | 1.300 |
| 12 | 1101 | 1.400 |
| 13 | 1111 | 1.500 |
| 14 |  | 1.550 |
| 15 | 110 |  |

Table 92. VGEN3/ 4/ 5/ 6 output voltage configuration

| Set point | VGENx[3:0] | VGENx output (V) |
| :---: | :---: | :---: |
| 0 | 0000 | 1.80 |
| 1 | 0001 | 1.90 |
| 2 | 0010 | 2.00 |
| 3 | 0011 | 2.10 |
| 4 | 0100 | 2.20 |
| 5 | 0101 | 2.30 |
| 6 | 0110 | 2.40 |
| 7 | 0111 | 2.50 |
| 8 | 1000 | 2.60 |
| 9 | 1001 | 2.70 |
| 10 | 1010 | 2.80 |
| 11 | 1011 | 2.90 |
| 12 | 1100 | 3.00 |
| 13 | 1101 | 3.10 |
| 14 | 1110 | 3.20 |
| 15 | 1111 | 3.30 |

Besides the output voltage configuration, the LDOs can be enabled or disabled at anytime during normal mode operation, as well as be programmed to stay "ON" or be disabled when the PMIC enters standby mode. Each regulator has associated I ${ }^{2}$ C bits for this. Table 93 presents a summary of all valid combinations of the control bits on VGENxCTL register and the expected behavior of the LDO output.

Table 93. LDO control

| VGENxEN | VGENxLPWR | VGENxSTBY | STANDBY ${ }^{(61)}$ | VGENxOUT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | Off |
| 1 | 0 | 0 | X | On |
| 1 | 1 | 0 | X | Low Power |
| 1 | X | 1 | 0 | On |
| 1 | 0 | 1 | 1 | Off |
| 1 | 1 | 1 | 1 | Low Power |

Notes
61. STANDBY refers to a standby event as described earlier.

For more detail information, Table 94 through Table 99 provide a description of all registers necessary to operate all six general purpose LDO regulators.

Table 94. Register VGEN1CTL - ADDR 0x6C

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| VGEN1 | $3: 0$ | R/W | $0 \times 80$ | Sets VGEN1 output voltage. <br> See Table 91 for all possible configurations. |
| VGEN1EN | 4 | - | $0 \times 00$ | Enables or disables VGEN1 output <br> $0=$ OFF <br> $1=$ ON |
| VGEN1STBY | 5 | R/W | $0 \times 00$ | Set VGEN1 output state when in standby. Refer <br> to Table 93. |
| VGEN1LPWR | 6 | R/W | $0 \times 00$ | Enable low-power mode for VGEN1. Refer to <br> Table 93. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 95. Register VGEN2CTL - ADDR 0x6D

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| VGEN2 | $3: 0$ | R/W | $0 \times 80$ | Sets VGEN2 output voltage. <br> See Table 91 for all possible configurations. |
| VGEN2EN | 4 | - | $0 \times 00$ | Enables or disables VGEN2 output <br> $0=$ OFF <br> $1=$ ON |
| VGEN2STBY | 5 | R/W | $0 \times 00$ | Set VGEN2 output state when in standby. Refer <br> to Table 93. |
| VGEN2LPWR | 6 | R/W | $0 \times 00$ | Enable low-power mode for VGEN2. Refer to <br> Table 93. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 96. Register VGEN3CTL - ADDR 0x6E

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| VGEN3 | $3: 0$ | R/W | $0 \times 80$ | Sets VGEN3 output voltage. <br> See Table 92 for all possible configurations. |
| VGEN3EN | 4 | - | $0 \times 00$ | Enables or disables VGEN3 output <br> $0=$ OFF <br> = ON |
| VGEN3STBY | 5 | R/W | $0 \times 00$ | Set VGEN3 output state when in standby. Refer <br> to Table 93. |
| VGEN3LPWR | 6 | R/W | $0 \times 00$ | Enable low-power mode for VGEN3. Refer to <br> Table 93. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 97. Register VGEN4CTL - ADDR 0x6F

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| VGEN4 | $3: 0$ | R/W | $0 \times 80$ | Sets VGEN4 output voltage. <br> See Table 92 for all possible configurations. |
| VGEN4EN | 4 | - | $0 \times 00$ | Enables or disables VGEN4 output <br> $0=$ OFF <br> 1 ON ON |
| VGEN4STBY | 5 | R/W | $0 \times 00$ | Set VGEN4 output state when in standby. Refer <br> to Table 93. |
| VGEN4LPWR | 6 | R/W | $0 \times 00$ | Enable low-power mode for VGEN4. Refer to <br> Table 93. |
| UNUSED | 7 | - | $0 x 00$ | unused |

Table 98. Register VGEN5CTL - ADDR 0x70

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| VGEN5 | $3: 0$ | R/W | $0 \times 80$ | Sets VGEN5 output voltage. <br> See Table 92 for all possible configurations. |
| VGEN5EN | 4 | - | $0 \times 00$ | Enables or disables VGEN5 output <br> 0 = OFF <br> $1=$ ON |
| VGEN5STBY | 5 | R/W | $0 \times 00$ | Set VGEN5 output state when in standby. Refer <br> to Table 93. |
| VGEN5LPWR | 6 | R/W | $0 \times 00$ | Enable low-power mode for VGEN5. Refer to <br> Table 93. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

Table 99. Register VGEN6CTL - ADDR 0x71

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| VGEN6 | $3: 0$ | R/W | $0 \times 80$ | Sets VGEN6 output voltage. <br> See Table 92 for all possible configurations. |
| VGEN6EN | 4 | - | $0 \times 00$ | Enables or disables VGEN6 output <br> $0=$ OFF <br> $1=$ ON |
| VGEN6STBY | 5 | R/W | $0 \times 00$ | Set VGEN6 output state when in standby. Refer <br> to Table 93. |
| VGEN6LPWR | 6 | R/W | $0 \times 00$ | Enable low-power mode for VGEN6. Refer to <br> Table 93. |
| UNUSED | 7 | - | $0 \times 00$ | unused |

### 6.4.6.4 External components

Table 100 lists the typical component values for the general purpose LDO regulators.
Table 100. LDO external components

| Regulator | Output capacitor $(\mu \mathrm{F})^{(62)}$ |
| :---: | :---: |
| VGEN1 | 2.2 |
| VGEN2 | 4.7 |
| VGEN3 | 2.2 |
| VGEN4 | 4.7 |
| VGEN5 | 2.2 |
| VGEN6 | 2.2 |

Notes
62. Use $X 5 R / X 7 R$ ceramic capacitors.

### 6.4.6.5 LDO specifications

### 6.4.6.5.1 VGEN1

Table 101. VGEN1 electrical characteristics
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN1 }}=3.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN} 1}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 1}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V},{ }_{\operatorname{IN} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 1}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 1}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VGEN1 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN } 1}$ | Operating input voltage | 1.75 | - | 3.40 | V |  |
| VGEN1 ${ }_{\text {NOM }}$ | Nominal output voltage | - | Table 91 | - | V |  |
| $\mathrm{I}_{\text {GEN1 }}$ | Operating load current | 0.0 | - | 100 | mA |  |

VGEN1 DC

|  | Output voltage tolerance <br> $1.75 \mathrm{~V}<\mathrm{V}_{\text {IN } 1}<3.4 \mathrm{~V}$ <br> $0.0 \mathrm{~mA}<\mathrm{I}_{\text {GEN } 1}<100 \mathrm{~mA}$ <br> $\mathrm{~V}_{\text {GEN1TOL }}$ <br>  <br>  <br> VGEN1[3:0] $=0000$ to 1111 | -3.0 | - | 3.0 | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

Table 101. VGEN1 electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 1}=3.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN} 1}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 1}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V},{ }_{\mathrm{IN} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 1}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 1}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {GEN1LOR }}$ | $\begin{aligned} & \text { Load regulation } \\ & \left(\mathrm{V}_{\mathrm{GEN} 1} \text { at } \mathrm{I}_{\mathrm{GEN} 1}=100 \mathrm{~mA}\right)-\left(\mathrm{V}_{\mathrm{GEN} 1} \text { at } \mathrm{I}_{\mathrm{GEN} 1}=0.0 \mathrm{~mA}\right) \\ & \text { For any } 1.75 \mathrm{~V}<\mathrm{V}_{\mathrm{IN} 1}<3.4 \mathrm{~V} \end{aligned}$ | - | 0.15 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $\mathrm{V}_{\text {GEN1LIR }}$ | Line regulation $\left(\mathrm{V}_{\mathrm{GEN} 1} \text { at } \mathrm{V}_{\mathrm{IN} 1}=3.4 \mathrm{~V}\right)-\left(\mathrm{V}_{\mathrm{GEN} 1} \text { at } \mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}\right)$ <br> For any $0.0 \mathrm{~mA}<\mathrm{I}_{\mathrm{GEN} 1}<100 \mathrm{~mA}$ | - | 0.30 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $I_{\text {GEN1LIM }}$ | Current limit $I_{\text {GEN } 1}$ when VGEN1 is forced to VGEN $1_{\text {NOM }} / 2$ | 122 | 167 | 200 | mA |  |
| $I_{\text {GEN10CP }}$ | Overcurrent protection threshold $\mathrm{I}_{\text {GEN } 1}$ required to cause the SCP function to disable LDO when REGSCPEN = 1 | 115 | - | 200 | mA |  |
| $\mathrm{I}_{\text {GEN1Q }}$ | Quiescent current No load, Change in $\mathrm{I}_{\mathrm{VIN}}$ and $\mathrm{I}_{\mathrm{VIN} 1}$ When VGEN1 enabled | - | 14 | - | $\mu \mathrm{A}$ |  |

## VGEN1 AC and transient

| PSRR ${ }_{\text {VGEN } 1}$ | ```PSRR - I IGEN1 = 75 mA, 20 Hz to 20 kHz VGEN1[3:0] = 0000-1101 VGEN1[3:0] = 1110, 1111``` | $\begin{aligned} & 50 \\ & 37 \end{aligned}$ | $\begin{aligned} & 60 \\ & 45 \end{aligned}$ | - | dB | (63) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOISE ${ }_{\text {VGEN1 }}$ | Output noise density $\begin{aligned} & \mathrm{V}_{\text {IN } 1}=1.75 \mathrm{~V}, \mathrm{I}_{\text {GEN } 1}=75 \mathrm{~mA} \\ & 100 \mathrm{~Hz}-<1.0 \mathrm{kHz} \\ & 1.0 \mathrm{kHz}-<10 \mathrm{kHz} \\ & 10 \mathrm{kHz}-1.0 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -108 \\ & -118 \\ & -124 \end{aligned}$ | $\begin{aligned} & -100 \\ & -108 \\ & -112 \end{aligned}$ | $\mathrm{dBV} / \sqrt{ } \mathrm{Hz}$ |  |
| SLWR Vgen 1 | Turn-on slew rate <br> - $10 \%$ to $90 \%$ of end value <br> - $1.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN} 1} \leq 3.4 \mathrm{~V}, \mathrm{I}_{\mathrm{GEN} 1}=0.0 \mathrm{~mA}$ <br> VGEN1[3:0] $=0000$ to 0111 <br> VGEN1[3:0] = 1000 to 1111 | - | - | $\begin{aligned} & 12.5 \\ & 16.5 \end{aligned}$ | $\mathrm{mV} / \mathrm{\mu s}$ |  |
| GEN1 ${ }_{\text {ton }}$ | Turn-on time <br> Enable to $90 \%$ of end value, $\mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}, 3.4 \mathrm{~V}$ $I_{G E N 1}=0.0 \mathrm{~mA}$ | 60 | - | 500 | $\mu \mathrm{s}$ |  |
| GEN1 $1_{\text {toff }}$ | Turn-off time Disable to $10 \%$ of initial value, $\mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}$ $\mathrm{I}_{\mathrm{GEN} 1}=0.0 \mathrm{~mA}$ | - | - | 10 | ms |  |
| GEN1 ${ }_{\text {OSHT }}$ | Start-up overshoot $\mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}, 3.4 \mathrm{~V}, \mathrm{I}_{\mathrm{GEN} 1}=0.0 \mathrm{~mA}$ | - | 1.0 | 2.0 | \% |  |
| $\mathrm{V}_{\text {GEN1LOTR }}$ | Transient load response <br> - $\mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}, 3.4 \mathrm{~V}$ <br> $I_{\text {GEN } 1}=10 \mathrm{~mA}$ to 100 mA in $1.0 \mu \mathrm{~s}$. Peak of overshoot or undershoot of VGEN1 with respect to final value <br> - Refer to Figure 25 | - | - | 3.0 | \% |  |

Table 101. VGEN1 electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN } 1}=3.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN} 1}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 1}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V},{ }_{\operatorname{IN} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 1}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 1}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {GEN1LITR }}$ | Transient line response $\begin{aligned} & \text { - } \mathrm{I}_{\text {GEN } 1}=75 \mathrm{~mA} \\ & \text { VIN } 1_{\text {INITIAL }}=1.75 \mathrm{~V} \text { to } \mathrm{VIN} 1_{\text {FINAL }}=2.25 \mathrm{~V} \text { for } \\ & \text { VGEN1[3:0] }=0000 \text { to } 1101 \\ & \text { VIN } 1 \text { INTIAL }=\mathrm{V}_{\text {GEN } 1}+0.3 \mathrm{~V} \text { to } \mathrm{VIN} 1_{\text {FINAL }}=\mathrm{V}_{\mathrm{GEN} 1}+0.8 \mathrm{~V} \text { for } \\ & \text { VGEN1[3:0] }=1110,1111 \\ & \text { - Refer to Figure 25 } \end{aligned}$ | - | 5.0 | 8.0 | mV |  |

Notes
63. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test.

### 6.4.6.5.2 VGEN2

Table 102. VGEN2 electrical characteristics
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 1}=3.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN} 2}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 2}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 1}=3.0 \mathrm{~V}, \operatorname{VGEN2}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 2}=10 \mathrm{~mA}$ and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VGEN2 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN } 1}$ | Operating input voltage | 1.75 | - | 3.40 | V |  |
| VGEN2 ${ }_{\text {NOM }}$ | Nominal output voltage | - | Table 91 | - | V |  |
| $\mathrm{I}_{\mathrm{GEN} 2}$ | Operating load current | 0.0 | - | 250 | mA |  |

VGEN2 active mode - DC

| $V_{\text {GEN2TOL }}$ | Output voltage tolerance $\begin{aligned} & 1.75 \mathrm{~V}<\mathrm{V}_{\mathrm{IN} 1}<3.4 \mathrm{~V} \\ & 0.0 \mathrm{~mA}<\mathrm{I}_{\mathrm{GEN} 2}<250 \mathrm{~mA} \\ & \text { VGEN2[3:0] }=0000 \text { to } 1111 \end{aligned}$ | -3.0 | - | 3.0 | \% |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {GEN2LOR }}$ | Load regulation <br> $\left(\mathrm{V}_{\mathrm{GEN} 2}\right.$ at $\left.\mathrm{I}_{\mathrm{GEN} 2}=250 \mathrm{~mA}\right)-\left(\mathrm{V}_{\mathrm{GEN} 2}\right.$ at $\left.\mathrm{I}_{\mathrm{GEN} 2}=0.0 \mathrm{~mA}\right)$ <br> For any $1.75 \mathrm{~V}<\mathrm{V}_{\mathrm{IN} 1}<3.4 \mathrm{~V}$ | - | 0.05 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $\mathrm{V}_{\text {GEN2LIR }}$ | Line regulation <br> $\left(\mathrm{V}_{\mathrm{GEN} 2}\right.$ at $\left.\mathrm{V}_{\mathrm{IN} 1}=3.4 \mathrm{~V}\right)-\left(\mathrm{V}_{\mathrm{GEN} 2}\right.$ at $\left.\mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}\right)$ <br> For any $0.0 \mathrm{~mA}<\mathrm{I}_{\mathrm{GEN} 2}<250 \mathrm{~mA}$ | - | 0.50 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $\mathrm{I}_{\text {GEN2LIM }}$ | ```Current limit IGEN2 when VGEN2 is forced to VGEN2NOM/2 PF0100Z PF0100AZ``` | $\begin{aligned} & 333 \\ & 305 \end{aligned}$ | $\begin{aligned} & 417 \\ & 417 \end{aligned}$ | $\begin{aligned} & 510 \\ & 510 \end{aligned}$ | mA |  |
| $I_{\text {GEN2OCP }}$ | Overcurrent protection threshold <br> $I_{\text {GEN2 }}$ required to cause the SCP function to disable LDO when <br> REGSCPEN = 1 <br> PF0100Z <br> PF0100AZ | $\begin{aligned} & 300 \\ & 290 \end{aligned}$ |  | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | mA |  |
| $\mathrm{I}_{\text {GEN2Q }}$ | Quiescent current No load, Change in $\mathrm{I}_{\mathrm{VIN}}$ and $\mathrm{I}_{\mathrm{VIN1}}$ When VGEN2 enabled | - | 16 | - | $\mu \mathrm{A}$ |  |

Table 102. VGEN2 electrical characteristics (continued)
All parameters are specified at PF0100Z $T_{A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 1}=3.0 \mathrm{~V}$, $\mathrm{V}_{\text {GEN } 2}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 2}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 1}=3.0 \mathrm{~V}, \mathrm{VGEN} 2[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 2}=10 \mathrm{~mA}$ and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## VGEN2 AC and transient

| PSRR ${ }_{\text {VGEN2 }}$ | $\begin{aligned} & \text { PSRR }{ }^{(64)} \\ & -\quad I_{\text {GEN2 }}=187.5 \mathrm{~mA}, 20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \\ & \quad \text { VGEN2[3:0] }=0000-1101 \\ & \quad \text { VGEN2[3:0] }=1110,1111 \end{aligned}$ | 50 37 | $\begin{aligned} & 60 \\ & 45 \end{aligned}$ | - | dB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOISE ${ }_{\text {VGEN2 }}$ | $\begin{aligned} & \text { Output noise density } \\ & \text { • } \mathrm{V}_{\text {IN } 1}=1.75 \mathrm{~V}, \mathrm{I}_{\text {GEN } 2}=187.5 \mathrm{~mA} \\ & 100 \mathrm{~Hz}-<1.0 \mathrm{kHz} \\ & 1.0 \mathrm{kHz}-<10 \mathrm{kHz} \\ & 10 \mathrm{kHz}-1.0 \mathrm{MHz} \end{aligned}$ | - | $\begin{aligned} & -108 \\ & -118 \\ & -124 \end{aligned}$ | $\begin{aligned} & -100 \\ & -108 \\ & -112 \end{aligned}$ | $\mathrm{dBV} / \mathrm{NHz}$ |  |
| $S^{\text {LW }}$ (VGEN2 | Turn-on slew rate <br> - $10 \%$ to $90 \%$ of end value <br> - $1.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN} 1} \leq 3.4 \mathrm{~V}, \mathrm{I}_{\mathrm{GEN} 2}=0.0 \mathrm{~mA}$ <br> VGEN2[3:0] $=0000$ to 0111 <br> VGEN2[3:0] = 1000 to 1111 | - | - | $\begin{aligned} & 12.5 \\ & 16.5 \end{aligned}$ | $\mathrm{mV} / \mathrm{\mu s}$ |  |
| GEN2ton | Turn-on time Enable to $90 \%$ of end value, $\mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}, 3.4 \mathrm{~V}$ $\mathrm{I}_{\mathrm{GEN} 2}=0.0 \mathrm{~mA}$ | 60 | - | 500 | $\mu \mathrm{s}$ |  |
| GEN2 ${ }_{\text {toff }}$ | Turn-off time Disable to $10 \%$ of initial value, $\mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}$ $I_{\text {GEN2 }}=0.0 \mathrm{~mA}$ | - | - | 10 | ms |  |
| GEN2OSHT | Start-up overshoot $\mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}, 3.4 \mathrm{~V}, \mathrm{I}_{\mathrm{GEN} 2}=0.0 \mathrm{~mA}$ | - | 1.0 | 2.0 | \% |  |
| $\mathrm{V}_{\text {GEN2LOTR }}$ | Transient load response $\begin{aligned} & \mathrm{V}_{\mathrm{IN} 1}=1.75 \mathrm{~V}, 3.4 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{GEN} 2}=25 \mathrm{~mA} \text { to } 250 \mathrm{~mA} \text { in } 1.0 \mu \mathrm{~s} \end{aligned}$ <br> Peak of overshoot or undershoot of VGEN2 with respect to final value <br> Refer to Figure 25 | - | - | 3.0 | \% |  |
| $\mathrm{V}_{\text {GEN2LITR }}$ | ```Transient line response \(\mathrm{I}_{\mathrm{GEN} 2}=187.5 \mathrm{~mA}\) \(\mathrm{VIN} 1_{\text {INITIAL }}=1.75 \mathrm{~V}\) to \(\mathrm{VIN} 1_{\text {FINAL }}=2.25 \mathrm{~V}\) for VGEN2[3:0] = 0000 to 1101 \(\mathrm{VIN} 1_{\text {INITIAL }}=\mathrm{V}_{\mathrm{GEN} 2}+0.3 \mathrm{~V}\) to \(\mathrm{VIN}_{\text {FINAL }}=\mathrm{V}_{\mathrm{GEN} 2}+0.8 \mathrm{~V}\) for VGEN2[3:0] = 1110, 1111 Refer to Figure 25``` | - | 5.0 | 8.0 | mV |  |

Notes
64. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test.

### 6.4.6.5.3 VGEN3

Table 103. VGEN3 electrical characteristics
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN} 3}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 3}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 3}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 3}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VGEN3 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN2 }}$ | Operating input voltage $\begin{aligned} & 1.8 \mathrm{~V}^{\leq \mathrm{VGEN}_{\mathrm{NOM}} \leq 2.5 \mathrm{~V}} \\ & 2.6 \mathrm{~V} \leq \mathrm{VGEN}_{\mathrm{NOM}} \leq 3.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2.8 \\ \text { VGEN3 }{ }_{\mathrm{NO}} \\ \mathrm{M}^{+0.250} \end{gathered}$ | - | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ | V | (65) |
| VGEN3 ${ }_{\text {NOM }}$ | Nominal output voltage | - | Table 92 | - | V |  |
| $\mathrm{I}_{\text {GEN3 }}$ | Operating load current | 0.0 | - | 100 | mA |  |

VGEN3 DC

| $\mathrm{V}_{\text {GEN3TOL }}$ | Output voltage tolerance $\begin{aligned} & \mathrm{VIN2}_{\mathrm{MIN}}<\mathrm{V}_{\text {IN } 2}<3.6 \mathrm{~V} \\ & 0.0 \mathrm{~mA}<\mathrm{I}_{\text {EN3 }}<100 \mathrm{~mA} \\ & \text { VGEN3[3:0] }=0000 \text { to } 1111 \end{aligned}$ | -3.0 | - | 3.0 | \% |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {GEN3LOR }}$ | $\begin{aligned} & \text { Load regulation } \\ & \left(\mathrm{V}_{\mathrm{GEN} 3} \text { at } \mathrm{I}_{\mathrm{GEN} 3}=100 \mathrm{~mA}\right)-\left(\mathrm{V}_{\mathrm{GEN} 3} \text { at } \mathrm{I}_{\mathrm{GEN} 3}=0.0 \mathrm{~mA}\right) \\ & \text { For any } \mathrm{VIN2} 2_{\mathrm{MIN}}<\mathrm{V}_{\mathrm{IN} 2}<3.6 \mathrm{~V} \end{aligned}$ | - | 0.07 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $\mathrm{V}_{\text {GEN3LIR }}$ | Line regulation <br> $\left(\mathrm{V}_{\mathrm{GEN} 3}\right.$ at $\left.\mathrm{V}_{\text {IN } 2}=3.6 \mathrm{~V}\right)-\left(\mathrm{V}_{\mathrm{GEN} 3}\right.$ at $\left.\mathrm{VIN2}_{\text {MIN }}\right)$ <br> For any $0.0 \mathrm{~mA}<\mathrm{I}_{\text {GEN }}<100 \mathrm{~mA}$ | - | 0.8 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $\mathrm{I}_{\text {GEN3LIM }}$ | Current limit $I_{\text {GEN } 3}$ when VGEN3 is forced to VGEN3 NOM $/ 2$ | 127 | 167 | 200 | mA |  |
| $\mathrm{I}_{\text {GEN } 30 C P}$ | Overcurrent protection threshold $\mathrm{I}_{\text {GEN3 }}$ required to cause the SCP function to disable LDO when REGSCPEN = 1 | 120 | - | 200 | mA |  |
| $\mathrm{I}_{\text {GEN } 3 \text { Q }}$ | Quiescent current No load, Change in $\mathrm{I}_{\mathrm{VIN}}$ and $\mathrm{I}_{\mathrm{VIN} 2}$ When VGEN3 enabled | - | 13 | - | $\mu \mathrm{A}$ |  |

## VGEN3 AC and transient

| PSRR ${ }_{\text {VGEN }}$ | ```PSRR - \(\mathrm{I}_{\text {GEN } 3}=75 \mathrm{~mA}, 20 \mathrm{~Hz}\) to 20 kHz VGEN3[3:0] \(=0000-1110, \mathrm{~V}_{\text {IN } 2}=\) VIN2 MIN +100 mV VGEN3[3:0] \(=0000-1000, \mathrm{~V}_{\text {IN } 2}=\mathrm{VGEN}^{\mathrm{NOM}}{ }^{+1.0 \mathrm{~V}}\)``` |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | - | dB | (66) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOISE ${ }_{\text {VGEN3 }}$ | $\begin{aligned} & \hline \text { Output noise density } \\ & \text { - } \quad \mathrm{V}_{\mathrm{IN} 2}=\mathrm{VIN2} 2_{\mathrm{MIN}}, \mathrm{I}_{\mathrm{GEN} 3}=75 \mathrm{~mA} \\ & 100 \mathrm{~Hz}-<1.0 \mathrm{kHz} \\ & 1.0 \mathrm{kHz}-<10 \mathrm{kHz} \\ & 10 \mathrm{kHz}-1.0 \mathrm{MHz} \end{aligned}$ | - | $\begin{aligned} & -114 \\ & -129 \\ & -135 \end{aligned}$ | $\begin{aligned} & -102 \\ & -123 \\ & -130 \end{aligned}$ | $\mathrm{dBV} / \mathrm{VHz}$ |  |
| SLWR ${ }_{\text {VGEN }}$ | Turn-on slew rate <br> - $10 \%$ to $90 \%$ of end value <br> - $\mathrm{VIN2}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN} 2} \leq 3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{GEN} 3}=0.0 \mathrm{~mA}$ VGEN3[3:0] = 0000 to 0011 <br> VGEN3[3:0] = 0100 to 0111 <br> VGEN3[3:0] = 1000 to 1011 <br> VGEN3[3:0] = 1100 to 1111 | - | - | $\begin{aligned} & 22.0 \\ & 26.5 \\ & 30.5 \\ & 34.5 \end{aligned}$ | $\mathrm{mV} / \mathrm{\mu s}$ |  |
| GEN3 ${ }_{\text {ton }}$ | Turn-on time <br> Enable to $90 \%$ of end value, $\mathrm{V}_{\mathrm{IN} 2}=\mathrm{VIN} 2_{\mathrm{MIN}}, 3.6 \mathrm{~V}$ $I_{\text {GEN } 3}=0.0 \mathrm{~mA}$ | 60 | - | 500 | $\mu \mathrm{s}$ |  |

## Table 103. VGEN3 electrical characteristics (continued)

All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {GEN } 3}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 3}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 3}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 3}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VGEN3 AC and transient (continued) |  |  |  |  |  |  |
| $\mathrm{GEN3}_{\text {toff }}$ | Turn-off time Disable to $10 \%$ of initial value, $\mathrm{V}_{\mathrm{IN} 2}=\mathrm{VIN}_{\mathrm{MIN}}$ $I_{\text {GEN } 3}=0.0 \mathrm{~mA}$ | - | - | 10 | ms |  |
| GEN3 ${ }_{\text {OSHT }}$ | Start-up overshoot $\mathrm{V}_{\mathrm{IN} 2}=\mathrm{VIN} 2_{\mathrm{MIN}}, 3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{GEN} 3}=0.0 \mathrm{~mA}$ | - | 1.0 | 2.0 | \% |  |
| $\mathrm{V}_{\text {GEN3LOTR }}$ | Transient load response $\begin{aligned} & \mathrm{V}_{\text {IN2 }}=\mathrm{VIN}_{\mathrm{MIN}}, 3.6 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{GEN}}=10 \mathrm{~mA} \text { to } 100 \mathrm{~mA} \text { in } 1.0 \mu \mathrm{~s} \\ & \text { Peak of overshoot or undershoot of VGEN3 with respect to final } \\ & \text { value. Refer to Figure } 25 \end{aligned}$ | - | - | 3.0 | \% |  |
| $\mathrm{V}_{\text {GEN3LITR }}$ |  | - | 5.0 | 8.0 | mV |  |

Notes
65. When the LDO Output voltage is set above 2.6 V , the minimum allowed input voltage needs to be at least the output voltage plus 0.25 V , for proper regulation due to the dropout voltage generated through the internal LDO transistor.
66. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. $\mathrm{VIN2}_{\text {MIN }}$ refers to the minimum allowed input voltage for a particular output voltage.

### 6.4.6.5.4 VGEN4

## Table 104. VGEN4 electrical characteristics

All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN}}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 4}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 4}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 4}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

VGEN4

| $V_{\text {IN2 }}$ | Operating input voltage $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{VGEN}^{\mathrm{NOM}}<2.5 \mathrm{~V} \\ & 2.6 \mathrm{~V} \leq \mathrm{VGEN}_{\mathrm{NOM}} \leq 3.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2.8 \\ \text { VGEN4 }_{\text {NO }} \\ \mathrm{M}^{+} 0.250 \end{gathered}$ | - | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ | V | (67) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VGEN4 ${ }_{\text {NOM }}$ | Nominal output voltage | - | Table 92 | - | V |  |
| $I_{\text {GEN4 }}$ | Operating load current | 0.0 | - | 350 | mA |  |

VGEN4 DC

| $\mathrm{V}_{\text {GEN4TOL }}$ | Output voltage tolerance $\begin{aligned} & \mathrm{VIN2}_{\mathrm{MIN}}<\mathrm{V}_{\text {IN } 2}<3.6 \mathrm{~V} \\ & 0.0 \mathrm{~mA}<\mathrm{I}_{\mathrm{GEN} 4}<350 \mathrm{~mA} \\ & \text { VGEN4[3:0] }=0000 \text { to } 1111 \end{aligned}$ | -3.0 | - | 3.0 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {GEN4LOR }}$ | $\begin{aligned} & \text { Load regulation } \\ & \left(\mathrm{V}_{\mathrm{GEN4} 4} \text { at } \mathrm{I}_{\mathrm{GEN} 4}=350 \mathrm{~mA}\right)-\left(\mathrm{V}_{\mathrm{GEN} 4} \text { at } \mathrm{I}_{\mathrm{GEN} 4}=0.0 \mathrm{~mA}\right) \\ & \text { For any } \mathrm{VIN2} 2_{\mathrm{MIN}}<\mathrm{V}_{\mathrm{IN} 2}<3.6 \mathrm{~V} \end{aligned}$ | - | 0.07 | - | $\mathrm{mV} / \mathrm{mA}$ |

Table 104. VGEN4 electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN} 4}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 4}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 4}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 4}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

VGEN4 DC (continued)


## VGEN4 AC and transient

| PSRR ${ }_{\text {VGEN4 }}$ | ```PSRR - \(\mathrm{I}_{\text {GEN4 }}=262.5 \mathrm{~mA}, 20 \mathrm{~Hz}\) to 20 kHz VGEN4[3:0] \(=0000-1110, \mathrm{~V}_{\text {IN2 }}=\) VIN2 \({ }_{\text {MIN }}+100 \mathrm{mV}\) VGEN4[3:0] \(=0000-1000, \mathrm{~V}_{\text {IN2 }}=\mathrm{VGEN4}_{\mathrm{NOM}}+1.0 \mathrm{~V}\)``` | $\begin{aligned} & 35 \\ & 55 \end{aligned}$ | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | - | dB | (68) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOISE ${ }_{\text {vgen4 }}$ | $\begin{array}{\|l} \hline \text { Output noise density } \\ \text { • } \quad \mathrm{V}_{\mathrm{IN} 2}=\mathrm{VIN} 2_{\text {MIN }}, \mathrm{I}_{\text {GEN } 4}=262.5 \mathrm{~mA} \\ 100 \mathrm{~Hz}-<1.0 \mathrm{kHz} \\ 1.0 \mathrm{kHz}-<10 \mathrm{kHz} \\ 10 \mathrm{kHz}-1.0 \mathrm{MHz} \end{array}$ |  | $\begin{aligned} & -114 \\ & -129 \\ & -135 \end{aligned}$ | $\begin{aligned} & -102 \\ & -123 \\ & -130 \end{aligned}$ | $\mathrm{dBV} / \mathrm{JHz}$ |  |
| SLWR ${ }_{\text {vgen }}$ | Turn-on slew rate <br> - $10 \%$ to $90 \%$ of end value <br> - $\mathrm{VIN}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN} 2} \leq 3.6 \mathrm{~V}$, $\mathrm{I}_{\text {GEN } 4}=0.0 \mathrm{~mA}$ $\operatorname{VGEN4[3:0]}=0000$ to 0011 <br> VGEN4[3:0] = 0100 to 0111 <br> VGEN4[3:0] = 1000 to 1011 <br> VGEN4[3:0] = 1100 to 1111 |  | - | $\begin{aligned} & 22.0 \\ & 26.5 \\ & 30.5 \\ & 34.5 \end{aligned}$ | $\mathrm{mV} / \mathrm{\mu s}$ |  |
| GEN4 ${ }_{\text {ton }}$ | Turn-on time <br> Enable to $90 \%$ of end value, $\mathrm{V}_{\mathrm{IN} 2}=\mathrm{VIN}_{\mathrm{MIN}}, 3.6 \mathrm{~V}$ $I_{\text {GEN4 }}=0.0 \mathrm{~mA}$ | 60 | - | 500 | $\mu \mathrm{s}$ |  |
| GEN4 ${ }_{\text {tofF }}$ | Turn-off time Disable to $10 \%$ of initial value, $\mathrm{V}_{\mathrm{IN} 2}=\mathrm{VIN} 2_{\mathrm{MIN}}$ $I_{\text {GEN4 }}=0.0 \mathrm{~mA}$ | - | - | 10 | ms |  |
| GEN4 ${ }_{\text {OSHT }}$ | Start-up overshoot $\mathrm{V}_{\mathrm{IN} 2}=\mathrm{VIN} 2_{\mathrm{MIN}}, 3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{GEN} 4}=0.0 \mathrm{~mA}$ | - | 1.0 | 2.0 | \% |  |
| $\mathrm{V}_{\text {GEN4LOTR }}$ | Transient load response $\begin{aligned} & \mathrm{V}_{\text {IN2 }}=\text { VIN2 }{ }_{\text {MIN }}, 3.6 \mathrm{~V} \\ & \mathrm{I}_{\text {GEN4 }}=35 \mathrm{~mA} \text { to } 350 \mathrm{~mA} \text { in } 1.0 \mu \mathrm{~s} \\ & \text { Peak of overshoot or undershoot of VGEN4 with respect to final } \\ & \text { value. Refer to Figure } 25 \end{aligned}$ | - | - | 3.0 | \% |  |

Table 104. VGEN4 electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {GEN4 }}[3: 0]=1111, \mathrm{I}_{\text {GEN4 }}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 4}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 4}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VGEN4 AC and transient (continued) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {GEN4LITR }}$ | ```Transient line response \(\mathrm{I}_{\mathrm{GEN} 4}=262.5 \mathrm{~mA}\) VIN2 \({ }_{\text {INITIAL }}=2.8 \mathrm{~V}\) to \(\mathrm{VIN2}_{\text {FINAL }}=3.3 \mathrm{~V}\) for VGEN4[3:0] = 0000 to 0111 \(\mathrm{VIN} 2_{\text {INITIAL }}=\mathrm{V}_{\text {GEN4 }}+0.3 \mathrm{~V}\) to \(\mathrm{VIN}_{\text {FINAL }}=\mathrm{V}_{\mathrm{GEN4} 4}+0.8 \mathrm{~V}\) for VGEN4[3:0] = 1000 to 1010 \(\mathrm{VIN} 2_{\text {INITIAL }}=\mathrm{V}_{\text {GEN4 }}+0.25 \mathrm{~V}\) to \(\mathrm{VIN2}_{\text {FINAL }}=3.6 \mathrm{~V}\) for VGEN4[3:0] = 1011 to 1111 Refer to Figure 25``` | - | 5.0 | 8.0 | mV |  |

Notes
67. When the LDO output voltage is set above 2.6 V , the minimum allowed input voltage need to be at least the output voltage plus 0.25 V for proper regulation due to the dropout voltage generated through the internal LDO transistor.
68. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. $\mathrm{VIN2} 2_{\text {MIN }}$ refers to the minimum allowed input voltage for a particular output voltage.

### 6.4.6.5.5 VGEN5

## Table 105. VGEN5 electrical characteristics

All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{PF} 0100 \mathrm{AZ} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN3 }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN}}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 5}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{VIN} 3=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 5}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 5}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VGEN5 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN3 }}$ | Operating input voltage $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{VGEN5}_{\mathrm{NOM}} \leq 2.5 \mathrm{~V} \\ & 2.6 \mathrm{~V} \leq \mathrm{VGENS}_{\mathrm{NOM}} \leq 3.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2.8 \\ \text { VGEN5 } \\ \mathrm{M}^{+} 0.250 \end{gathered}$ | - | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | V | (69) |
| $\mathrm{VGEN5}_{\mathrm{NOM}}$ | Nominal output voltage | - | Table 92 | - | V |  |
| IGEN5 | Operating load current | 0.0 | - | 100 | mA |  |

VGEN5 active mode - DC

| $\mathrm{V}_{\text {GEN5TOL }}$ | $\begin{gathered} \hline \text { Output voltage tolerance } \\ \text { VIN3 }_{\text {MIN }}<\mathrm{V}_{\text {IN3 }}<4.5 \mathrm{~V} \\ 0.0 \mathrm{~mA}<\mathrm{I}_{\text {GEN } 5}<100 \mathrm{~mA} \\ \text { VGEN5[3:0] }=0000 \text { to } 1111 \end{gathered}$ | -3.0 | - | 3.0 | \% |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {GEN5LOR }}$ | ```Load regulation (VGEN5 at IGEN5 = 100 mA) - (V (VEN5 at I IGEN5 =0.0 mA) For any VIN3 MIN < V VIN3 < 4.5 mV``` | - | 0.10 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $\mathrm{V}_{\text {GEN5LIR }}$ | Line regulation $\begin{aligned} & \left(V_{\text {GEN } 5} \text { at } V_{\text {IN3 }}=4.5 \mathrm{~V}\right)-\left(\mathrm{V}_{\text {GEN }} \text { at } \mathrm{VIN} 3_{\text {MIN }}\right) \\ & \text { For any } 0.0 \mathrm{~mA}<\mathrm{I}_{\text {GEN } 5}<100 \mathrm{~mA} \end{aligned}$ | - | 0.50 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $\mathrm{I}_{\text {GEN5LIM }}$ | Current limit $I_{\text {GEN5 }}$ when VGEN5 is forced to VGEN $^{\text {NOM }} / 2$ | 122 | 167 | 200 | mA |  |
| $\mathrm{I}_{\text {GEN50CP }}$ | Overcurrent protection threshold $I_{\text {GEN5 }}$ required to cause the SCP function to disable LDO when REGSCPEN = 1 | 120 | - | 200 | mA |  |

Table 105. VGEN5 electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN3 }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN}}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 5}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{VIN} 3=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 5}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 5}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VGEN5 active mode - DC (continued) |  |  |  |  |  |  |
| $I_{\text {GEN5Q }}$ | Quiescent current <br> No load, change in $I_{\text {VIN }}$ and $I_{\text {VIN3 }}$ <br> When VGEN5 enabled | - | 13 | - | $\mu \mathrm{A}$ |  |

VGEN5 AC and transient

| PSRR ${ }_{\text {vgen }}$ |  | $\begin{aligned} & 35 \\ & 52 \end{aligned}$ | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | - | dB | (70) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOISE ${ }_{\text {vgen5 }}$ | $\begin{aligned} & \text { Output noise density } \\ & \text { - } \mathrm{V}_{\text {IN3 }}=\mathrm{VIN}_{\mathrm{MIN}}, \mathrm{I}_{\text {GEN } 5}=75 \mathrm{~mA} \\ & 100 \mathrm{~Hz}-<1.0 \mathrm{kHz} \\ & 1.0 \mathrm{kHz}-<10 \mathrm{kHz} \\ & 10 \mathrm{kHz}-1.0 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -114 \\ & -129 \\ & -135 \end{aligned}$ | $\begin{aligned} & -102 \\ & -123 \\ & -130 \end{aligned}$ | $\mathrm{dBV} / \mathrm{JHz}$ |  |
| SLWR ${ }_{\text {vgen5 }}$ | Turn-on slew rate <br> - $10 \%$ to $90 \%$ of end value <br> - $\mathrm{VIN3}_{\text {MIN }} \leq \mathrm{V}_{\text {IN } 3} \leq 4.5 \mathrm{mV}, \mathrm{I}_{\text {GEN } 5}=0.0 \mathrm{~mA}$ <br> VGEN5[3:0] = 0000 to 0011 <br> VGEN5[3:0] = 0100 to 0111 <br> VGEN5[3:0] = 1000 to 1011 <br> VGEN5[3:0] = 1100 to 1111 |  | - | $\begin{aligned} & 22.0 \\ & 26.5 \\ & 30.5 \\ & 34.5 \end{aligned}$ | $\mathrm{mV} / \mu \mathrm{s}$ |  |
| GEN5 ${ }_{\text {ton }}$ | ```Turn-on time Enable to \(90 \%\) of end value, \(\mathrm{V}_{\mathrm{IN} 3}=\mathrm{VIN}_{\mathrm{MIN}}, 4.5 \mathrm{~V}\) \(I_{\text {GEN5 }}=0.0 \mathrm{~mA}\)``` | 60 | - | 500 | $\mu \mathrm{s}$ |  |
| GEN5 $5_{\text {toff }}$ | Turn-off time Disable to $10 \%$ of initial value, $\mathrm{V}_{\mathrm{IN} 3}=\mathrm{VIN}_{\mathrm{MIN}}$ $I_{\text {GEN5 }}=0.0 \mathrm{~mA}$ | - | - | 10 | ms |  |
| GEN5 ${ }_{\text {OSHT }}$ | Start-up overshoot $\mathrm{V}_{\text {IN3 } 3}=\mathrm{VIN}_{\mathrm{MIN}}, 4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{GEN} 5}=0.0 \mathrm{~mA}$ | - | 1.0 | 2.0 | \% |  |
| $\mathrm{V}_{\text {GEN5LOTR }}$ | Transient load response $\begin{aligned} & \mathrm{V}_{\text {IN3 }}=\mathrm{VIN} 3_{\text {MIN }}, 4.5 \mathrm{~V} \\ & \mathrm{I}_{\text {GEN } 5}=10 \text { to } 100 \mathrm{~mA} \text { in } 1.0 \mu \mathrm{~s} \end{aligned}$ <br> Peak of overshoot or undershoot of VGEN5 with respect to final value. <br> Refer to Figure 25 | - | - | 3.0 | \% |  |
| $\mathrm{V}_{\text {GENSLITR }}$ | ```Transient line response \(\mathrm{I}_{\text {GEN5 }}=75 \mathrm{~mA}\) VIN3 \({ }_{\text {INITIAL }}=2.8 \mathrm{~V}\) to \(\mathrm{VIN} 3_{\text {FINAL }}=3.3 \mathrm{~V}\) for VGEN5[3:0] \(=0000\) to 0111 \(\mathrm{VIN} 3_{\text {INITIAL }}=\mathrm{V}_{\text {GEN5 }}+0.3 \mathrm{~V}\) to \(\mathrm{VIN3}_{\text {FINAL }}=\mathrm{V}_{\text {GEN5 }}+0.8 \mathrm{~V}\) for VGEN5[3:0] = 1000 to 1111 Refer to Figure 25``` | - | 5.0 | 8.0 | mV |  |

Notes
69. When the LDO output voltage is set above 2.6 V , the minimum allowed input voltage need to be at least the output voltage plus 0.25 V for proper regulation due to the dropout voltage generated through the internal LDO transistor.
70. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. $\mathrm{VIN}_{3 \text { MIN }}$ refers to the minimum allowed input voltage for a particular output voltage.

### 6.4.6.5.6 VGEN6

Table 106. VGEN6 electrical characteristics
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN3 }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {GEN6 }}[3: 0]=1111, \mathrm{I}_{\text {GEN } 6}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 6}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 6}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VGEN6 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN3 }}$ | Operating input voltage <br> $1.8 \mathrm{~V} \leq$ VGEN $_{\text {NOM }} \leq 2.5 \mathrm{~V}$ <br> $2.6 \mathrm{~V} \leq \mathrm{VGEN6}_{\mathrm{NOM}} \leq 3.3 \mathrm{~V}$ | $\begin{gathered} 2.8 \\ \text { VGEN6 }_{\text {NO }} \\ \mathrm{M}^{+0.250} \end{gathered}$ | - | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | V | (71) |
| VGEN6 ${ }_{\text {NOM }}$ | Nominal output voltage | - | Table 92 | - | V |  |
| IGEN6 | Operating load current | 0.0 | - | 200 | mA |  |

VGEN6 DC

| $\mathrm{V}_{\text {GENGTOL }}$ | Output voltage tolerance $\begin{aligned} & \mathrm{VIN3}_{\mathrm{MIN}}<\mathrm{V}_{\text {IN3 }}<4.5 \mathrm{~V} \\ & 0.0 \mathrm{~mA}<\mathrm{I}_{\text {GEN6 }}<200 \mathrm{~mA} \\ & \text { VGEN6[3:0] }=0000 \text { to } 1111 \end{aligned}$ | -3.0 | - | 3.0 | \% |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {GENGLOR }}$ | ```Load regulation```  ```For any VIN3 MIN < V VIN3}<4.5 V``` | - | 0.10 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $\mathrm{V}_{\text {GENGLIR }}$ | Line regulation $\begin{aligned} & \left(\mathrm{V}_{\mathrm{GEN6}} \text { at } \mathrm{V}_{\mathrm{IN} 3}=4.5 \mathrm{~V}\right)-\left(\mathrm{V}_{\mathrm{GEN6}} \text { at } \mathrm{VIN} 3_{\mathrm{MIN}}\right) \\ & \text { For any } 0.0 \mathrm{~mA}<\mathrm{I}_{\mathrm{GEN6}}<200 \mathrm{~mA} \end{aligned}$ | - | 0.50 | - | $\mathrm{mV} / \mathrm{mA}$ |  |
| $I_{\text {GENGLIM }}$ | Current limit $I_{\text {GEN } 6}$ when VGEN6 is forced to VGEN6 NOM $/ 2$ PF0100Z PF0100AZ | $\begin{aligned} & 232 \\ & 232 \end{aligned}$ | $\begin{aligned} & 333 \\ & 333 \end{aligned}$ | $\begin{aligned} & 400 \\ & 475 \end{aligned}$ | mA |  |
| $\mathrm{I}_{\text {GEN6OCP }}$ | Overcurrent protection threshold <br> $I_{\text {GEN6 }}$ required to cause the SCP function to disable LDO when REGSCPEN = 1 <br> PF0100Z <br> PF0100AZ | $\begin{aligned} & 220 \\ & 220 \end{aligned}$ | - | $\begin{aligned} & 400 \\ & 475 \end{aligned}$ | mA |  |
| $\mathrm{I}_{\text {GENGQ }}$ | Quiescent current No load, change in $\mathrm{I}_{\mathrm{VIN}}$ and $\mathrm{I}_{\mathrm{VIN} 3}$ When VGEN6 enabled | - | 13 | - | $\mu \mathrm{A}$ |  |

VGEN6 AC and transient

| PSRR ${ }_{\text {VGEN6 }}$ | ```PSRR - \(\mathrm{I}_{\text {GEN6 }}=150 \mathrm{~mA}, 20 \mathrm{~Hz}\) to 20 kHz VGEN6[3:0] \(=0000-1111, \mathrm{~V}_{\text {IN3 }}=\) VIN3 \(_{\text {MIN }}+100 \mathrm{mV}\) VGEN6[3:0] \(=0000-1111, \mathrm{~V}_{\text {IN } 3}=\mathrm{VGEN6}_{\mathrm{NOM}}+1.0 \mathrm{~V}\)``` | $\begin{aligned} & 35 \\ & 52 \end{aligned}$ | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | - | dB | (72) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOISE ${ }_{\text {VGEN6 }}$ | Output noise density $\text { - } \begin{aligned} \mathrm{V}_{\mathrm{IN} 3}=\mathrm{VIN} 3_{\mathrm{MIN}}, \mathrm{I}_{\mathrm{GEN} 6}=150 \mathrm{~mA} \\ 100 \mathrm{~Hz}-<1.0 \mathrm{kHz} \\ 1.0 \mathrm{kHz}-<10 \mathrm{kHz} \\ 10 \mathrm{kHz}-1.0 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -114 \\ & -129 \\ & -135 \end{aligned}$ | $\begin{aligned} & -102 \\ & -123 \\ & -130 \end{aligned}$ | $\mathrm{dBV} / \sqrt{ } \mathrm{Hz}$ |  |
| SLWR ${ }_{\text {Vgen6 }}$ | Turn-on slew rate <br> - $10 \%$ to $90 \%$ of end value <br> - $\mathrm{VIN}_{\text {MIN }} \leq \mathrm{V}_{\text {IN } 3} \leq 4.5 \mathrm{~V}$. $\mathrm{I}_{\text {GEN } 6}=0.0 \mathrm{~mA}$ VGEN6[3:0] $=0000$ to 0011 <br> VGEN6[3:0] = 0100 to 0111 <br> $\operatorname{VGEN6}[3: 0]=1000$ to 1011 <br> VGEN6[3:0] = 1100 to 1111 | - - - | - | $\begin{aligned} & 22.0 \\ & 26.5 \\ & 30.5 \\ & 34.5 \end{aligned}$ | $\mathrm{mV} / \mathrm{\mu s}$ |  |

Table 106. VGEN6 electrical characteristics (continued)
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN3 }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GEN} 6}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN6}}=10 \mathrm{~mA}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GEN} 6}[3: 0]=1111, \mathrm{I}_{\mathrm{GEN} 6}=10 \mathrm{~mA}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

VGEN6 AC and transient (continued)

| $\mathrm{GEN6}_{\text {ton }}$ | ```Turn-on time Enable to 90% of end value, }\mp@subsup{\textrm{V}}{\textrm{IN}3}{}=\mp@subsup{\textrm{VIN3}}{\textrm{MIN}}{},4.5\textrm{V IGEN6}=0.0 m``` | 60 | - | 500 | $\mu \mathrm{s}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GEN6 ${ }_{\text {tofF }}$ | Turn-off time Disable to $10 \%$ of initial value, $\mathrm{V}_{\mathrm{IN} 3}=\mathrm{VIN3}_{\mathrm{MIN}}$ $I_{\text {GEN6 }}=0.0 \mathrm{~mA}$ | - | - | 10 | ms |  |
| GEN6 ${ }_{\text {OSHT }}$ | Start-up overshoot $\mathrm{V}_{\mathrm{IN} 3}=\mathrm{VIN}_{\mathrm{MIN}}, 4.5 \mathrm{~V}, \mathrm{I}_{\text {GEN } 6}=0 \mathrm{~mA}$ | - | 1.0 | 2.0 | \% |  |
| $V_{\text {GENGLOTR }}$ | Transient load response $\begin{aligned} & \mathrm{V}_{\text {IN3 }}=\mathrm{VIN}_{\mathrm{MIN}}, 4.5 \mathrm{~V} \\ & \mathrm{I}_{\text {GEN6 }}=20 \text { to } 200 \mathrm{~mA} \text { in } 1.0 \mu \mathrm{~s} \end{aligned}$ <br> Peak of overshoot or undershoot of VGEN6 with respect to final value. Refer to Figure 25 | - | - | 3.0 | \% |  |
| $V_{\text {GENGLITR }}$ | ```Transient line response \(\mathrm{I}_{\text {GEN6 }}=150 \mathrm{~mA}\) VIN3 \({ }_{\text {INITIAL }}=2.8 \mathrm{~V}\) to \(\mathrm{VIN3}_{\text {FINAL }}=3.3 \mathrm{~V}\) for \(\operatorname{VGEN6}[3: 0]=0000\) to 0111 \(\mathrm{VIN} 3_{\text {INITIAL }}=\mathrm{V}_{\text {GEN }}+0.3 \mathrm{~V}\) to \(\mathrm{VIN3}_{\text {FINAL }}=\mathrm{V}_{\text {GEN }}+0.8 \mathrm{~V}\) for VGEN6[3:0] = 1000 to 1111 Refer to Figure 25``` | - | 5.0 | 8.0 | mV |  |

Notes
71. When the LDO output voltage is set above 2.6 V , the minimum allowed input voltage needs to be at least the output voltage plus 0.25 V for proper regulation due to the dropout voltage generated through the internal LDO transistor.
72. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. $\mathrm{VIN}_{3 \text { MIN }}$ refers to the minimum allowed input voltage for a particular output voltage.

### 6.4.7 VSNVS LDO/switch

VSNVS powers the low-power, SNVS/RTC domain on the processor. It derives its power from either $\mathrm{V}_{\mathrm{IN}}$, or coin cell, and cannot be disabled. When powered by both, $\mathrm{V}_{\mathrm{IN}}$ takes precedence when above the appropriate comparator threshold. When powered by $\mathrm{V}_{\mathrm{IN}}$, VSNVS is an LDO capable of supplying seven voltages: 3.0, 1.8, 1.5, 1.3, 1.2, 1.1, and 1.0 V . The bits VSNVSVOLT[2:0] in register VSNVS_CONTROL determine the output voltage. When powered by coin cell, VSNVS is an LDO capable of supplying 1.8, 1.5, 1.3, 1.2, 1.1 , or 1.0 V as shown in Table 107. If the 3.0 V option is chosen with the coin cell, VSNVS tracks the coin cell voltage by means of a switch, whose maximum resistance is $100 \Omega$. In this case, the VSNVS voltage is simply the coin cell voltage minus the voltage drop across the switch, which is 40 mV at a rated maximum load current of $400 \mu \mathrm{~A}$.
The default setting of the VSNVSVOLT[2:0] is 110 , or 3.0 V , unless programmed otherwise in OTP. However, when the coin cell is applied for the very first time, VSNVS outputs 1.0 V . Only when $\mathrm{V}_{\mathrm{IN}}$ is applied thereafter, VSNVS transitions to its default, or the programmed value if different. Upon subsequent removal of $\mathrm{V}_{I N}$, with the coin cell attached, VSNVS changes configuration from an LDO to a switch for the " 110 " setting, and remains as an LDO for the other settings, continuing to output the same voltages as when $\mathrm{V}_{\text {IN }}$ is applied, providing certain conditions are met as described in Table 107.


Figure 26. VSNVS supply switch architecture
Table 107 provides a summary of the VSNVS operation at a different $\mathrm{V}_{\mathrm{IN}}$ input voltage and with or without coin cell connected to the system.

Table 107. VSNVS modes of operation

| VSNVSVOLT[2:0] | VIN | Mode |
| :--- | :--- | :--- |
| 110 | $>$ VTH1 | VIN LDO 3.0 V |
| 110 | $<$ VTL1 | Coin cell switch |
| $000-101$ | $>$ VTH0 | VIN LDO |
| $000-101$ | $<$ VTL0 | Coin cell LDO |

### 6.4.7.0.1 VSNVS control

The VSNVS output level is configured through the VSNVSVOLT[2:0]bits on VSNVSCTL register as shown in table Table 108.
Table 108. Register VSNVSCTL - ADDR 0x6B

| Name | Bit \# | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: |
| VSNVSVOLT | 2:0 | R/W | 0x80 | ```Configures VSNVS output voltage. (73) 000=1.0 V 001 = 1.1 V 010=1.2 V 011=1.3 V 100=1.5V 101 = 1.8 V 110=3.0 V 111 = RSVD``` |
| UNUSED | 7:3 | - | $0 \times 00$ | unused |

## Notes

73. Only valid when a valid input voltage is present.

### 6.4.7.0.2 VSNVS external components

Table 109. VSNVS external components

| Capacitor | Value ( $\mu \mathrm{F}$ ) |
| :---: | :---: |
| VSNVS | 0.47 |

### 6.4.7.0.3 VSNVS specifications

Table 110. VSNVS electrical characteristics
All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{PF} 0100 \mathrm{AZ} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SNVS}}=3.0 \mathrm{~V}$, $I_{\text {SNVS }}=5.0 \mu \mathrm{~A}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {SNVS }}=3.0 \mathrm{~V}$, $\mathrm{I}_{\text {SNVS }}=5.0 \mu \mathrm{~A}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VSNVS |  |  |  |  |  |  |
| VINSNVS | Operating input voltage Valid coin cell range Valid $\mathrm{V}_{\mathrm{IN}}$ | $\begin{gathered} 1.8 \\ 2.25 \end{gathered}$ |  | $\begin{aligned} & 3.3 \\ & 4.5 \end{aligned}$ | V |  |
| IsNVs | Operating load current $\mathrm{V}_{\text {INMIN }}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {INMAX }}$ | 5.0 | - | 400 | $\mu \mathrm{A}$ |  |

## VSNVS DC, LDO

| $\mathrm{V}_{\text {SNVS }}$ | ```Output voltage - \(5.0 \mu \mathrm{~A}<\mathrm{I}_{\text {SNVS }}<400 \mu \mathrm{~A}\) (off) \(3.20 \mathrm{~V}<\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}\), VSNVSVOLT[2:0] \(=110\) VTLO/VTH \(<\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}\), VSNVSVOLT[2:0] \(=[000]\) - [101] - \(5.0 \mu \mathrm{~A}<\mathrm{I}_{\text {SNVS }}<400 \mu \mathrm{~A}\) (on) \(3.20 \mathrm{~V}<\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}\), VSNVSVOLT[2:0] \(=110\) UVDET < \(\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}, \mathrm{VSNVSVOLT}[2: 0]=[000]\) - [101] - \(5.0 \mu \mathrm{~A}<\mathrm{I}_{\text {SNVS }}<400 \mu \mathrm{~A}\) (coin cell mode) \(2.84 \mathrm{~V}<\mathrm{V}_{\text {COIN }}<3.3 \mathrm{~V}\), VSNVSVOLT[2:0] \(=110\) \(1.8 \mathrm{~V}<\mathrm{V}_{\text {COIN }}<3.3 \mathrm{~V}\), VSNVSVOLT[2:0] \(=[000]-[101]\)``` | $\begin{gathered} -5.0 \% \\ -8.0 \% \\ \\ -5.0 \% \\ -4.0 \% \\ \\ \mathrm{~V}_{\mathrm{COIN}}-0.04 \\ -8.0 \% \end{gathered}$ | $\begin{gathered} 3.0 \\ 1.0-1.8 \\ \\ 3.0 \\ 1.0-1.8 \\ \\ - \\ 1.0-1.8 \end{gathered}$ | 7.0\% <br> 7.0\% <br> 5.0\% <br> 4.0\% <br> $V_{\text {COIN }}$ <br> 7.0\% | V | (77) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VSNVS ${ }_{\text {DROP }}$ | $\begin{aligned} & \text { Dropout voltage } \\ & 2.85 \mathrm{~V}<\mathrm{V}_{\text {IN }}<2.9 \mathrm{~V}, \mathrm{VSNVSVOLT}[2: 0]=110 \\ & 5.0 \mu \mathrm{~A}<\mathrm{I}_{\text {SNVS }}<400 \mu \mathrm{~A} \end{aligned}$ | - | - | 50 | mV |  |
| ISNVS $_{\text {LIM }}$ | $\begin{aligned} & \text { Current limit } \\ & \text { PF0100Z } \\ & V_{\text {IN }}>\mathrm{V}_{\text {TH1 }}, \text { VSNVSVOLT[2:0] }=110 \\ & V_{\text {IN }}>\mathrm{V}_{\text {TL0 }}, \text { VSNVSVOLT[2:0] }=000 \text { to } 101 \\ & V_{\text {IN }}<\mathrm{V}_{\mathrm{TLO}}, \text { VSNVSVOLT[2:0] }=000 \text { to } 101 \\ & \text { PF0100AZ } \\ & V_{\text {IN }}>\mathrm{V}_{\text {TH1 }}, \text { VSNVSVOLT[2:0] }=110 \\ & V_{\text {IN }}>\mathrm{V}_{\text {TLO }}, \text { VSNVSVOLT[2:0] }=000 \text { to } 101 \\ & V_{\text {IN }}<\mathrm{V}_{\text {TLO }}, \text { VSNVSVOLT[2:0] }=000 \text { to } 101 \end{aligned}$ | $\begin{gathered} 750 \\ 500 \\ 480 \\ \\ 1100 \\ 500 \\ 480 \end{gathered}$ | $\begin{aligned} & \text { - } \\ & \text { - } \\ & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{aligned} & 5900 \\ & 5900 \\ & 3600 \\ & \\ & 6750 \\ & 6750 \\ & 4500 \end{aligned}$ | $\mu \mathrm{A}$ |  |
| $\mathrm{V}_{\text {TH0 }}$ | $\mathrm{V}_{\text {IN }}$ threshold (coin cell powered to $\mathrm{V}_{\text {IN }}$ powered) $\mathrm{V}_{\text {IN }}$ going high with valid coin cell <br> VSNVSVOLT[2:0] = 000, 001, 010, 011, 100, 101 | 2.25 | 2.40 | 2.55 | V |  |
| $\mathrm{V}_{\text {TL0 }}$ | $\mathrm{V}_{\text {IN }}$ threshold ( $\mathrm{V}_{\text {IN }}$ powered to coin cell powered) $\mathrm{V}_{\text {IN }}$ going low with valid coin cell <br> VSNVSVOLT[2:0] = 000, 001, 010, 011, 100, 101 | 2.20 | 2.35 | 2.50 | V |  |
| $\mathrm{V}_{\mathrm{HYST} 1}$ | $\mathrm{V}_{\text {IN }}$ threshold hysteresis for $\mathrm{V}_{\text {TH1 }}-\mathrm{V}_{\mathrm{TL} 1}$ | 5.0 | - | - | mV |  |
| $\mathrm{V}_{\mathrm{HYST}}$ | $\mathrm{V}_{\text {IN }}$ threshold hysteresis for $\mathrm{V}_{\text {THO }}-\mathrm{V}_{\text {TLO }}$ | 5.0 | - | - | mV |  |
| VSNVS ${ }_{\text {CROSS }}$ | $\begin{aligned} & \text { Output voltage during crossover } \\ & \text { VSNVSVOLT[2:0] }=110 \\ & \mathrm{~V}_{\text {CoIN }}>2.9 \mathrm{~V} \\ & \text { Switch to LDO: } \mathrm{V}_{\text {IN }}>2.825 \mathrm{~V} \text {, } \mathrm{I}_{\text {SNVS }}=100 \mu \mathrm{~A} \\ & \text { LDO to Switch: } \mathrm{V}_{\text {IN }}<3.05 \mathrm{~V} \text {, } \mathrm{I}_{\text {SNVS }}=100 \mu \mathrm{~A} \end{aligned}$ | 2.7 | - | - | V | (74) |

## Table 110. VSNVS electrical characteristics (continued)

All parameters are specified at PF0100Z $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, PF0100AZ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {SNVS }}=3.0 \mathrm{~V}$, $I_{\text {SNVS }}=5.0 \mu \mathrm{~A}$, typical external component values, unless otherwise noted. Typical values are characterized at $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {SNVS }}=3.0 \mathrm{~V}$, $\mathrm{I}_{\text {SNVS }}=5.0 \mu \mathrm{~A}$, and $25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

VSNVS AC and transient

| tON ${ }_{\text {SNVs }}$ | Turn-on time (load capacitor, $0.47 \mu \mathrm{~F}$ ) <br> $\mathrm{V}_{\text {IN }}=$ UVDET to $90 \%$ of $\mathrm{V}_{\text {SNVS }}$ <br> $\mathrm{V}_{\text {COIN }}=0.0 \mathrm{~V}, \mathrm{I}_{\text {SNVS }}=5.0 \mu \mathrm{~A}$ <br> VSNVSVOLT[2:0] = 000 to 110 | - | - | 24 | ms | (75), (76) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SNVSOSH }}$ | $\begin{aligned} & \text { Start-up overshoot } \\ & \text { VSNVSVOLT[2:0] }=000 \text { to } 110 \\ & I_{\text {SNVS }}=5.0 \mu \mathrm{~A} \\ & \mathrm{dV} \mathrm{IV}_{\text {IN }} / \mathrm{dt}=50 \mathrm{mV} / \mu \mathrm{s} \end{aligned}$ | - | 40 | 70 | mV |  |
| $\mathrm{V}_{\text {SNVSLITR }}$ | $\begin{array}{\|l} \hline \text { Transient line response } \mathrm{I}_{\text {SNVS }}=75 \% \text { of } \mathrm{ISNVS}_{\text {MAX }} \\ 3.2 \mathrm{~V}<\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V} \text {, VSNVSVOLT[2:0] }=110 \\ 2.45 \mathrm{~V}<\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V} \text {, VSNVSVOLT[2:0] }=[000]-[101] \end{array}$ | - | $\begin{aligned} & 32 \\ & 22 \end{aligned}$ | - | mV |  |
| $\mathrm{V}_{\text {SNVSLOTR }}$ | $\begin{aligned} & \text { Transient load response } \\ & \text { VSNVSVOLT[2:0] }=110 \\ & 3.1 \mathrm{~V}(\mathrm{UVDETL})<\mathrm{V}_{\mathbb{I N}} \leq 4.5 \mathrm{~V} \\ & \mathrm{I}_{\text {SNVS }}=75 \text { to } 750 \mu \mathrm{~A} \\ & \\ & \\ & \text { VSNVSVOLT[2:0] }=000 \text { to } 101 \\ & 2.45 \mathrm{~V}<\mathrm{V}_{\text {IN }} \leq 4.5 \mathrm{~V} \\ & \text { VTLO }>\mathrm{V}_{\text {IN }}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\text {COIN }} \leq 3.3 \mathrm{~V} \\ & \mathrm{I}_{\text {SNVS }}=40 \mu \mathrm{~A} \text { to } 400 \mu \mathrm{~A} \\ & \text { Refer to Figure } 25 \end{aligned}$ | 2.8 | $1.0$ | $2.0$ | \% |  |

VSNVS DC, switch

| VINSNVs | Operating input voltage Valid coin cell range | 1.8 | - | 3.3 | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {SNVS }}$ | Operating load current | 5.0 | - | 400 | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {dsonsnvs }}$ | Internal switch $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ $\mathrm{V}_{\mathrm{COIN}}=2.6 \mathrm{~V}$ | - | - | 100 | W |  |
| VTL1 | $\mathrm{V}_{\text {IN }}$ threshold ( $\mathrm{V}_{\text {IN }}$ powered to coin cell powered) VSNVSVOLT[2:0] = 110 | 2.725 | 2.90 | 3.00 | V | (74) |
| VTH1 | $\mathrm{V}_{\text {IN }}$ threshold (coin cell powered to $\mathrm{V}_{\text {IN }}$ powered) VSNVSVOLT[2:0] = 110 | 2.775 | 2.95 | 3.1 | V |  |

Notes
74. During crossover from VIN to LICELL, the VSNVS output voltage may drop to 2.7 V before going to the LICELL voltage. Though this is outside the specified DC voltage level for the VDD_SNVS_IN pin of the i.MX 6, this momentary drop does not cause a malfunction. The i.MX 6's RTC continues to operate through the transition, and as a worst case may switch to the internal RC oscillator for a few clock cycles before switching back to the external crystal oscillator.
75. The start-up of VSNVS is not monotonic. It first rises to 1.0 V and then settles to its programmed value within the specified $\mathrm{tr}_{1}$ time.
76. From coin cell insertion to VSNVS $=1.0 \mathrm{~V}$, the delay time is typically 400 ms .
77. For 1.8 V ISNVS limited to $100 \mu \mathrm{~A}$ for $\mathrm{V}_{\text {COIN }}<2.1 \mathrm{~V}$

### 6.4.7.1 Coin cell battery backup

The LICELL pin provides for a connection of a coin cell backup battery or a "super" capacitor. If the voltage at VIN goes below the $\mathrm{V}_{\text {IN }}$ threshold ( $\mathrm{V}_{\mathrm{TL} 1}$ and $\mathrm{V}_{\mathrm{TL} 0}$ ), contact-bounced, or removed, the coin cell maintained logic is powered by the voltage applied to LICELL. The supply for internal logic and the VSNVS rail switch over to the LICELL pin when $\mathrm{V}_{\mathrm{IN}}$ goes below VTL1 or VTLO, even in the absence of a voltage at the LICELL pin, resulting in clearing of memory and turning off VSNVS. Applications concerned about this behavior can tie the LICELL pin to any system voltage between 1.8 V and 3.0 V . A small capacitor should be placed from LICELL to ground under all circumstances.

### 6.4.7.1.1 Coin cell charger control

The coin cell charger circuit functions as a current-limited voltage source, resulting in the CC/CV taper characteristic typically used for rechargeable Lithium-Ion batteries. The coin cell charger is enabled via the COINCHEN bit, while the coin cell voltage is programmable through the VCOIN[2:0] bits on register COINCTL in Table 112. The coin cell charger voltage is programmable. In the on state, the charger current is fixed at ICOINHI. In sleep and standby modes, the charger current is reduced to a typical $10 \mu \mathrm{~A}$. In the off state, coin cell charging is not available as the main battery could be depleted unnecessarily. The coin cell charging is stopped when $\mathrm{V}_{\mathrm{IN}}$ is below UVDET.

Table 111. Coin cell charger voltage


Table 112. Register COINCTL - ADDR 0x1A

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| VCOIN | $2: 0$ | R/W | $0 \times 00$ | Coin cell charger output voltage selection. <br> See Table 111 for all options selectable through <br> these bits. |
| COINCHEN | 3 | R/W | $0 \times 00$ | Enable or disable the coin cell charger |
| UNUSED | $7: 4$ | - | $0 \times 00$ | unused |

### 6.4.7.1.2 External components

Table 113. Coin cell charger external components

| Component | Value | Units |
| :--- | :---: | :---: |
| LICELL bypass capacitor | 100 | nF |

### 6.4.7.1.3 Coin cell specifications

Table 114. Coin cell charger specifications

| Parameter | Typ | Unit |
| :--- | :---: | :---: |
| Voltage accuracy | 100 | mV |
| Coin cell charge current in on mode ICOINHI | 60 | $\mu \mathrm{~A}$ |
| Current accuracy | 30 | $\%$ |

### 6.5 Control interface $I^{2} C$ block description

The PF0100Z contains an $I^{2} \mathrm{C}$ interface port which allows access by a processor, or any $\mathrm{I}^{2} \mathrm{C}$ master, to the register set. Via these registers the resources of the IC can be controlled. The registers also provide status information about how the IC is operating. The SCL and SDA lines should be routed away from noisy signals and planes to minimize noise pick up. To prevent reflections in the SCL and SDA traces from creating false pulses, the rise and fall times of the SCL and SDA signals must be greater than 20 ns . This can be accomplished by reducing the drive strength of the $I^{2} \mathrm{C}$ master, via software. The i.MX6 I2C driver defaults to a $40 \Omega$ drive strength. It is recommended to use a drive strength of $80 \Omega$ or higher to increase the edge times. Alternatively, this can be accomplished by using small capacitors from SCL and SDA to ground. For example, use 5.1 pF capacitors from SCL and SDA to ground for bus pull-up resistors of $4.8 \mathrm{k} \Omega$.

### 6.5.1 $\quad I^{2} C$ device ID

$I^{2} \mathrm{C}$ interface protocol requires a device ID for addressing the target IC on a multi-device bus. To allow flexibility in addressing for bus conflict avoidance, fuse programmability is provided to allow configuration for the lower 3 address LSB(s). Refer to 6.1.2 One time programmability (OTP), page 20 for more details. This product supports 7-bit addressing only; support is not provided for 10-bit or general call addressing. Note, when the TBB bits for the $I^{2} \mathrm{C}$ slave address are written, the next access to the chip, must then use the new slave address; these bits take affect right away.

### 6.5.2 $\quad I^{2} C$ operation

The $I^{2} \mathrm{C}$ mode of the interface is implemented generally following the fast mode definition which supports up to $400 \mathrm{kbits} / \mathrm{s}$ operation (exceptions to the standard are noted to be 7-bit only addressing and no support for General Call addressing.) Timing diagrams, electrical specifications, and further details can be found in the $\mathrm{I}^{2} \mathrm{C}$ specification, which is available for download at:
http://www.nxp.com/acrobat_download/literature/9398/39340011.pdf
$I^{2} \mathrm{C}$ read operations are also performed in byte increments separated by an ACK. Read operations also begin with the MSB and each byte will be sent out unless a STOP command or NACK is received prior to completion.
The following examples show how to write and read data to and from the IC. The host initiates and terminates all communication. The host sends a master command packet after driving the start condition. The device responds to the host if the master command packet contains the corresponding slave address. In the following examples, the device is shown always responding with an ACK to transmissions from the host. If at any time a NACK is received, the host should terminate the current transaction and retry the transaction.


Figure 27. $I^{2} \mathrm{C}$ write example


Figure 28. $\mathrm{I}^{2} \mathrm{C}$ read example

### 6.5.3 Interrupt handling

The system is informed about important events based on interrupts. Unmasked interrupt events are signaled to the processor by driving the INTB pin low.
Each interrupt is latched so even if the interrupt source becomes inactive, the interrupt remains set until cleared. Each interrupt can be cleared by writing a " 1 " to the appropriate bit in the interrupt status register; this also causes the INTB pin to go high. If there are multiple interrupt bits set the INTB pin remains low until all are either masked or cleared. If a new interrupt occurs while the processor clears an existing interrupt bit, the INTB pin remains low.
Each interrupt can be masked by setting the corresponding mask bit to a 1 . As a result, when a masked interrupt bit goes high, the INTB pin does not go low. A masked interrupt can still be read from the interrupt status register. This gives the processor the option of polling for status from the IC. The IC powers up with all interrupts masked, so the processor must initially poll the device to determine if any interrupts are active. Alternatively, the processor can unmask the interrupt bits of interest. If a masked interrupt bit was already high, the INTB pin goes low after unmasking.
The sense registers contain status and input sense bits so the system processor can poll the current state of interrupt sources. They are read only, and not latched or clearable.
Interrupts generated by external events are debounced; therefore, the event needs to be stable throughout the debounce period before an interrupt is generated. Nominal debounce periods for each event are documented in the INT summary Table 115. Due to the asynchronous nature of the debounce timer, the effective debounce time can vary slightly.

### 6.5.4 Interrupt bit summary

Table 115 summarizes all interrupt, mask, and sense bits associated with INTB control. For more detailed behavioral descriptions, refer to the related chapters.

Table 115. Interrupt, Mask and Sense Bits

| Interrupt | Mask | Sense | Purpose | Trigger | Debounce time (ms) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOWVINI | LOWVINM | LOWVINS | Low input voltage detect Sense is 1 if below 2.80 V threshold | H to L | $3.9{ }^{(79)}$ |
| PWRONI | PWRONM | PWRONS | Power on button event | H to L | $31.25{ }^{(79)}$ |
|  |  |  | Sense is 1 if PWRON is high. | L to H | 31.25 |
| THERM110 | THERM110M | THERM110S | Thermal $110^{\circ} \mathrm{C}$ threshold Sense is 1 if above threshold | Dual | 3.9 |
| THERM120 | THERM120M | THERM120S | Thermal $120^{\circ} \mathrm{C}$ threshold Sense is 1 if above threshold | Dual | 3.9 |
| THERM125 | THERM125M | THERM125S | Thermal $125^{\circ} \mathrm{C}$ threshold Sense is 1 if above threshold | Dual | 3.9 |
| THERM130 | THERM130M | THERM130S | Thermal $130^{\circ} \mathrm{C}$ threshold Sense is 1 if above threshold | Dual | 3.9 |
| SW1AFAULTI | SW1AFAULTM | SW1AFAULTS | Regulator 1A overcurrent limit Sense is 1 if above current limit | L to H | 8.0 |
| SW1BFAULTI | SW1BFAULTM | SW1BFAULTS | Regulator 1B overcurrent limit Sense is 1 if above current limit | L to H | 8.0 |
| SW1CFAULTI | SW1CFAULTM | SW1CFAULTS | Regulator 1C overcurrent limit Sense is 1 if above current limit | L to H | 8.0 |
| SW2FAULTI | SW2FAULTM | SW2FAULTS | Regulator 2 overcurrent limit Sense is 1 if above current limit | L to H | 8.0 |
| SW3AFAULTI | SW3AFAULTM | SW3AFAULTS | Regulator 3A overcurrent limit Sense is 1 if above current limit | L to H | 8.0 |
| SW3BFAULTI | SW3BFAULTM | SW3BFAULTS | Regulator 3B overcurrent limit Sense is 1 if above current limit | L to H | 8.0 |
| SW4FAULTI | SW4FAULTM | SW4FAULTS | Regulator 4 overcurrent limit Sense is 1 if above current limit | L to H | 8.0 |

PF0100Z

Table 115. Interrupt, Mask and Sense Bits (continued)

| Interrupt | Mask | Sense | Purpose | Trigger | Debounce time (ms) |
| :--- | :--- | :--- | :--- | :---: | :---: |
| SWBSTFAULTI | SWBSTFAULTM | SWBSTFAULTS | SWBST overcurrent limit <br> Sense is 1 if above current limit | L to H | 8.0 |
| VGEN1FAULTI | VGEN1FAULTM | VGEN1FAULTS | VGEN1 overcurrent limit <br> Sense is 1 if above current limit | L to H | 8.0 |
| VGEN2FAULTI | VGEN2FAULTM | VGEN2FAULTS | VGEN2 overcurrent limit <br> Sense is 1 if above current limit | L to H | 8.0 |
| VGEN3FAULTI | VGEN3FAULTM | VGEN3FAULTS | VGEN3 overcurrent limit <br> Sense is 1 if above current limit | L to H | 8.0 |
| VGEN4FAULTI | VGEN4FAULTM | VGEN4FAULTS | VGEN4 overcurrent limit <br> Sense is 1 if above current limit | L to H | 8.0 |
| VGEN5FAULTI | VGEN5FAULTM | VGEN1FAULTS | VGEN5 overcurrent limit <br> Sense is 1 if above current limit | L to H | 8.0 |
| VGEN6FAULTI | VGEN6FAULTM | VGEN6FAULTS | VGEN6 overcurrent limit <br> Sense is 1 if above current limit | L to H | 8.0 |
| OTP_ECCI | OTP_ECCM | OTP_ECCS | 1 or 2 bit error detected in OTP registers <br> Sense is 1 if error detected | L to H | 8.0 |

Notes
79. Debounce timing for the falling edge can be extended with PWRONDBNC[1:0].

A full description of all interrupt, mask, and sense registers is provided in Tables 116 to $\underline{127}$.
Table 116. Register INTSTATO - ADDR 0x05

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| PWRONI | 0 | R/W1C | 0 | Power on interrupt bit |
| LOWVINI | 1 | R/W1C | 0 | Low-voltage interrupt bit |
| THERM110I | 2 | R/W1C | 0 | $110^{\circ} \mathrm{C}$ thermal interrupt bit |
| THERM120I | 3 | R/W1C | 0 | $120^{\circ} \mathrm{C}$ thermal interrupt bit |
| THERM125I | 4 | R/W1C | 0 | $125^{\circ} \mathrm{C}$ thermal interrupt bit |
| THERM130I | 5 | R/W1C | 0 | $130^{\circ} \mathrm{C}$ thermal interrupt bit |
| UNUSED | $7: 6$ | - | 00 | unused |

Table 117. Register INTMASK0 - ADDR 0x06

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| PWRONM | 0 | R/W1C | 1 | Power on interrupt mask bit |
| LOWVINM | 1 | R/W1C | 1 | Low-voltage interrupt mask bit |
| THERM110M | 2 | R/W1C | 1 | $110^{\circ} \mathrm{C}$ thermal interrupt mask bit |
| THERM120M | 3 | R/W1C | 1 | $120^{\circ} \mathrm{C}$ thermal interrupt mask bit |
| THERM125M | 4 | R/W1C | 1 | $125^{\circ} \mathrm{C}$ thermal interrupt mask bit |
| THERM130M | 5 | R/W1C | 1 | $130^{\circ} \mathrm{C}$ thermal interrupt mask bit |
| UNUSED | $7: 6$ | - | 00 | unused |

Table 118. Register INTSENSE0 - ADDR $0 \times 07$

| Name | Bit \# | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: |
| PWRONS | 0 | R | 0 | Power on sense bit $0=$ PWRON low 1 = PWRON high |
| LOWVINS | 1 | R | 0 | Low-voltage sense bit $\begin{aligned} & 0=\mathrm{VIN}>2.8 \mathrm{~V} \\ & 1=\mathrm{VIN} \leq 2.8 \mathrm{~V} \end{aligned}$ |
| THERM110S | 2 | R | 0 | $110^{\circ} \mathrm{C}$ thermal sense bit <br> $0=$ Below threshold <br> 1 = Above threshold |
| THERM120S | 3 | R | 0 | $120^{\circ} \mathrm{C}$ thermal sense bit <br> 0 = Below threshold <br> 1 = Above threshold |
| THERM125S | 4 | R | 0 | $125^{\circ} \mathrm{C}$ thermal sense bit $0=$ Below threshold <br> 1 = Above threshold |
| THERM130S | 5 | R | 0 | $130^{\circ} \mathrm{C}$ thermal sense bit <br> 0 = Below threshold <br> 1 = Above threshold |
| UNUSED | 6 | - | 0 | unused |
| VDDOTPS | 7 | R | 00 | Additional VDDOTP voltage sense pin 0 = VDDOTP grounded <br> 1 = VDDOTP to VCOREDIG or greater |

Table 119. Register INTSTAT1 - ADDR $0 \times 08$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1AFAULTI | 0 | R/W1C | 0 | SW1A overcurrent interrupt bit |
| SW1BFAULTI | 1 | R/W1C | 0 | SW1B overcurrent interrupt bit |
| SW1CFAULTI | 2 | R/W1C | 0 | SW1C overcurrent interrupt bit |
| SW2FAULTI | 3 | R/W1C | 0 | SW2 overcurrent interrupt bit |
| SW3AFAULTI | 4 | R/W1C | 0 | SW3A overcurrent interrupt bit |
| SW3BFAULTI | 5 | R/W1C | 0 | SW3B overcurrent interrupt bit |
| SW4FAULTI | 6 | R/W1C | 0 | SW4 overcurrent interrupt bit |
| UNUSED | 7 | - | 0 | unused |

Table 120. Register INTMASK1 - ADDR 0x09

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SW1AFAULTM | 0 | R/W | 1 | SW1A overcurrent interrupt mask bit |
| SW1BFAULTM | 1 | R/W | 1 | SW1B overcurrent interrupt mask bit |
| SW1CFAULTM | 2 | R/W | 1 | SW1C overcurrent interrupt mask bit |
| SW2FAULTM | 3 | R/W | 1 | SW2 overcurrent interrupt mask bit |
| SW3AFAULTM | 4 | R/W | 1 | SW3A overcurrent interrupt mask bit |
| SW3BFAULTM | 5 | R/W | 1 | SW3B overcurrent interrupt mask bit |
| SW4FAULTM | 6 | R/W | 1 | SW4 overcurrent interrupt mask bit |
| UNUSED | 7 | - | 0 | unused |

Table 121. Register INTSENSE1-ADDR 0x0A

| Name | Bit \# | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: |
| SW1AFAULTS | 0 | R | 0 | SW1A overcurrent sense bit <br> $0=$ Normal operation <br> 1 = Above current limit |
| SW1BFAULTS | 1 | R | 0 | SW1B overcurrent sense bit <br> $0=$ Normal operation <br> 1 = Above current limit |
| SW1CFAULTS | 2 | R | 0 | SW1C overcurrent sense bit <br> 0 = Normal operation <br> 1 = Above current limit |
| SW2FAULTS | 3 | R | 0 | SW2 overcurrent sense bit <br> $0=$ Normal operation <br> 1 = Above current limit |
| SW3AFAULTS | 4 | R | 0 | SW3A overcurrent sense bit <br> $0=$ Normal operation <br> 1 = Above current limit |
| SW3BFAULTS | 5 | R | 0 | SW3B overcurrent sense bit <br> $0=$ Normal operation <br> 1 = Above current limit |
| SW4FAULTS | 6 | R | 0 | SW4 overcurrent sense bit <br> 0 = Normal operation <br> 1 = Above current limit |
| UNUSED | 7 | - | 0 | unused |

Table 122. Register INTSTAT3 - ADDR 0x0E

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SWBSTFAULTI | 0 | R/W1C | 0 | SWBST overcurrent limit interrupt bit |
| UNUSED | $6: 1$ | - | $0 \times 00$ | unused |
| OTP_ECCI | 7 | R/W1C | 0 | OTP error interrupt bit |

Table 123. Register INTMASK3 - ADDR 0x0F

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SWBSTFAULTM | 0 | R/W | 1 | SWBST overcurrent limit interrupt mask bit |
| UNUSED | $6: 1$ | - | $0 x 00$ | unused |
| OTP_ECCM | 7 | R/W | 1 | OTP error interrupt mask bit |

Table 124. Register INTSENSE3 - ADDR $0 \times 10$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| SWBSTFAULTS | 0 | $R$ | 0 | SWBST overcurrent limit sense bit <br> $0=$ Normal operation <br> $1=$ Above current limit |
| UNUSED | $6: 1$ | - | $0 \times 00$ | unused |
| OTP_ECCS | 7 | $R$ | 0 | OTP error sense bit <br> $0=$ No error detected <br> $1=$ OTP error detected |

Table 125. Register INTSTAT4 - ADDR 0x11

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| VGEN1FAULTI | 0 | R/W1C | 0 | VGEN1 overcurrent interrupt bit |
| VGEN2FAULTI | 1 | R/W1C | 0 | VGEN2 overcurrent interrupt bit |
| VGEN3FAULTI | 2 | R/W1C | 0 | VGEN3 overcurrent interrupt bit |
| VGEN4FAULTI | 3 | R/W1C | 0 | VGEN4 overcurrent interrupt bit |
| VGEN5FAULTI | 4 | R/W1C | 0 | VGEN5 overcurrent interrupt bit |
| VGEN6FAULTI | 5 | R/W1C | 0 | VGEN6 overcurrent interrupt bit |
| UNUSED | $7: 6$ | - | 00 | unused |

Table 126. Register INTMASK4 - ADDR $0 \times 12$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| VGEN1FAULTM | 0 | R/W | 1 | VGEN1 overcurrent interrupt mask bit |
| VGEN2FAULTM | 1 | R/W | 1 | VGEN2 overcurrent interrupt mask bit |
| VGEN3FAULTM | 2 | R/W | 1 | VGEN3 overcurrent interrupt mask bit |
| VGEN4FAULTM | 3 | R/W | 1 | VGEN4 overcurrent interrupt mask bit |
| VGEN5FAULTM | 4 | R/W | 1 | VGEN5 overcurrent interrupt mask bit |
| VGEN6FAULTM | 5 | R/W | 1 | VGEN6 overcurrent interrupt mask bit |
| UNUSED | $7: 6$ | - | 00 | unused |

Table 127. Register INTSENSE4 - ADDR 0x13

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :---: |
| VGEN1FAULTS | 0 | $R$ | 0 | VGEN1 overcurrent sense bit <br> $0=$ Normal operation <br> $1=$ Above current limit |
| VGEN2FAULTS | 1 | $R$ | 0 | VGEN2 overcurrent sense bit <br> $0=$ Normal operation <br> $1=$ Above current limit |
| VGEN3FAULTS | 2 | $R$ | 0 | VGEN3 overcurrent sense bit <br> 0 <br> = Normal operation |
| VGEN4FAbove current limit |  |  |  |  |$|$

### 6.5.5 Specific registers

### 6.5.5.1 IC and version identification

The IC and other version details can be read via identification bits. These are hard-wired on chip and described in Tables 128 to $\underline{130}$.
Table 128. Register DEVICEID - ADDR 0x00

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| DEVICEID | $3: 0$ | $R$ | $0 \times 00$ | Die version. <br> $0000=$ PF0100 |
| UNUSED | $7: 4$ | - | $0 \times 01$ | Unused |

Table 129. Register SILICON REV- ADDR $0 \times 03$

| Name | Bit \# | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: |
| METAL_LAYER_REV | $3: 0$ | $R$ | $0 \times 00$ | Represents the metal mask revision <br> Pass $0.0=0000$ <br> $\cdot$ <br> . |
| Pass $0.15=1111$ |  |  |  |  |

Table 130. Register FABID - ADDR $0 \times 04$

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| FIN | $1: 0$ | $R$ | $0 \times 00$ | Allows for characterizing different options within <br> the same reticule |
| FAB | $3: 2$ | $R$ | $0 \times 00$ | Represents the wafer manufacturing facility |
| Unused | $7: 0$ | R | $0 \times 00$ | unused |

### 6.5.5.2 Embedded memory

There are four register banks of general purpose embedded memory to store critical data. The data written to MEMA[7:0], MEMB[7:0], MEMC[7:0], and MEMD[7:0] is maintained by the coin cell when the main battery is deeply discharged, removed, or contact-bounced. The contents of the embedded memory are reset by COINPORB. The banks can be used for any system need for bit retention with coin cell backup.

Table 131. Register MEMA ADDR $0 \times 1 \mathrm{C}$

| Name | Bit \# | R/W | Default | Description |  |
| :---: | :---: | :---: | :---: | :--- | :---: |
| MEMA | $7: 0$ | R/W | 0 | Memory bank A |  |

## Table 132. Register MEMB ADDR 0x1D

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| MEMB | $7: 0$ | R/W | 0 | Memory bank B |

Table 133. Register MEMC ADDR 0x1E

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| MEMC | $7: 0$ | R/W | 0 | Memory bank C |

Table 134. Register MEMD ADDR 0x1F

| Name | Bit \# | R/W | Default | Description |
| :--- | :---: | :---: | :---: | :--- |
| MEMD | $7: 0$ | R/W | 0 | Memory bank D |

### 6.5.6 Register Bitmap

The register map is comprised of thirty-two pages, and its address and data fields are each eight bits wide. Only the first two pages can be accessed. On each page, registers 0 to 0x7F are referred to as 'functional', and registers $0 \times 80$ to $0 x F F$ as 'extended'. On each page, the functional registers are the same, but the extended registers are different. To access registers in Table 136. Extended page 1, page 106, one must first write $0 \times 01$ to the page register at address $0 \times 7 F$, and to access registers Table 137. Extended page 2, page 110, one must first write $0 \times 02$ to the page register at address $0 x 7 F$. To access the Table 135. Functional page, page 103 from one of the extended pages, no write to the page register is necessary.
Registers missing in the sequence are reserved; reading from them returns a value $0 \times 00$, and writing to them has no effect. The contents of all registers are given in the tables defined in this chapter; each table is structure as follows:
Name: Name of the bit.
Bit \#: The bit location in the register (7-0)
R/W: Read / Write access and control

- R is read-only access
- R/W is read and write access
- RW1C is read and write access with write 1 to clear

Reset: Reset signals are color coded based on the following legend.

Bits reset by SC and VCOREDIG_PORB
Bits reset by PWRON or loaded default or OTP configuration
Bits reset by DIGRESETB
Bits reset by PORB or RESETBMCU
Bits reset by VCOREDIG_PORB
Bits reset by POR or OFFB
Default: The value after reset, as noted in the default column of the memory map.

- Fixed defaults are explicitly declared as 0 or 1 .
- "X" corresponds to Read / Write bits initialized at start-up, based on the OTP fuse settings or default if VDDOTP $=1.5 \mathrm{~V}$. Bits are subsequently $I^{2} C$ modifiable, when their reset has been released. " $X$ " may also refer to bits which may have other dependencies. For example, some bits may depend on the version of the IC, or a value from an analog block, for instance the sense bits for the interrupts.


### 6.5.6.1 Register map

Table 135. Functional page

| Add | Register Name | R/W | Default | BITS[7:0] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 00 | DevicelD | R | 8'b0001_0000 | - | - | - | - | DEVICE ID [3:0] |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 03 | SILICONREVID | R | 8'b0001_0000 | FULL_LAYER_REV[3:0] |  |  |  | METAL_LAYER_REV[3:0] |  |  |  |
|  |  |  |  | x | x | x | x | x | x | x | x |
| 04 | FABID | R | 8'b0000_0000 | - | - | - | - | FAB[1:0] |  | FIN[1:0] |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 05 | INTSTATO | RW1C | 8'b0000_0000 | - | - | THERM130I | THERM125I | THERM120I | THERM110I | LOWVINI | PWRONI |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 06 | INTMASKO | R/W | 8'b0011_1111 | - | - | THERM130M | THERM125M | THERM120M | THERM110M | LOWVINM | PWRONM |
|  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 07 | INTSENSEO | R | 8'b00xx_xxxx | VDDOTPS | RSVD | THERM130S | THERM125S | THERM120S | THERM110S | LOWVINS | PWRONS |
|  |  |  |  | 0 | 0 | x | x | x | x | x | x |
| 08 | INTSTAT1 | RW1C | 8'b0000_0000 | - | SW4FAULTI | SW3BFAULTI | SW3AFAULTI | SW2FAULTI | SW1CFAULTI | SW1BFAULTI | SW1AFAULTI |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 09 | INTMASK1 | R/W | 8'b0111_1111 | - | SW4FAULTM | SW3BFAULTM | SW3AFAULTM | SW2FAULTM | SW1CFAULTM | SW1BFAULTM | SW1AFAULTM |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| OA | INTSENSE1 | R | 8'b0xxx_xxxx | - | SW4FAULTS | SW3BFAULTS | SW3AFAULTS | SW2FAULTS | SW1CFAULTS | SW1BFAULTS | SW1AFAULTS |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
|  |  |  |  |  |  |  |  |  |  |  |  |
| OE | INTSTAT3 | RW1C | 8'b0000_0000 | OTP_ECCI | - | - | - | - | - | - | SWBSTFAULTI |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0F | INTMASK3 | R/W | 8'b1000_0001 | OTP_ECCM | - | - | - | - | - | - | SWBSTFAULTM |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 10 | INTSENSE3 | R | 8'b0000_000x | OTP_ECCS | - | - | - | - | - | - | SWBSTFAULTS |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | x |
| 11 | INTSTAT4 | RW1C | 8'b0000_0000 | - | - | VGEN6FAULTI | VGEN5FAULTI | VGEN4FAULTI | VGEN3FAULTI | VGEN2FAULTI | VGEN1FAULTI |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 12 | INTMASK4 | R/W | 8'b0011_1111 | - | - | VGEN6 <br> FAULTM | VGEN5 <br> FAULTM | VGEN4 <br> FAULTM | VGEN3 <br> FAULTM | VGEN2 <br> FAULTM | VGEN1 <br> FAULTM |
|  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 13 | INTSENSE4 | R | 8'b00xx_xxxx | - | - | VGEN6 <br> FAULTS | VGEN5 <br> FAULTS | VGEN4 <br> FAULTS | VGEN3 <br> FAULTS | VGEN2 <br> FAULTS | VGEN1 <br> FAULTS |
|  |  |  |  | 0 | 0 | x | x | x | x | x | x |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 1A | COINCTL | R/W | 8'b0000_0000 | - | - | - | - | COINCHEN | VCOIN[2:0] |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

FUNCTIONAL BLOCK REQUIREMENTS AND BEHAVIORS

Table 135. Functional page (continued)

| Add | Register Name | R/W | Default | BITS[7:0] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1B | PWRCTL | R/W | 8'b0001_0000 | REGSCPEN | STANDBYINV | STBYDLY[1:0] |  | PWRONBDBNC[1:0] |  | PWRONRSTEN | RESTARTEN |
|  |  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1C | MEMA | R/W | 8'b0000_0000 | MEMA[7:0] |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1D | MEMB | R/W | 8'b0000_0000 | MEMB[7:0] |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1E | MEMC | R/W | 8'b0000_0000 | MEMC[7:0] |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1F | MEMD | R/W | 8'b0000_0000 | MEMD[7:0] |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 20 | SW1ABVOLT | R/W/M | 8'b00xx_xxxx | - | - | SW1AB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | x | x | x | x | x | x |
| 21 | SW1ABSTBY | R/W | 8'b00xx_xxxx | - | - | SW1ABSTBY[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | x | x | x | x | x | x |
| 22 | SW1ABOFF | R/W | 8'b00xx_xxxx | - | - | SW1ABOFF[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | x | x | x | x | x | x |
| 23 | SW1ABMODE | R/W | 8'b0000_1000 | - | - | SW1ABOMODE | - | SW1ABMODE[3:0] |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 24 | SW1ABCONF | R/W | 8'bxx00_xx00 | SW1ABDVSSPEED[1:0] |  | SW1BAPHASE[1:0] |  | SW1ABFREQ[1:0] |  | - | SW1ABILIM |
|  |  |  |  | x | x | 0 | 0 | x | x | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 2E | SW1CVOLT | R/W | 8'b00xx_xxxx | - | - | SW1C[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | x | x | x | x | x | x |
| 2F | SW1CSTBY | R/W | 8'b00xx_xxxx | - | - | SW1CSTBY[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | x | x | x | x | x | x |
| 30 | SW1COFF | R/W | 8'b00xx_xxxx | - | - | SW1COFF[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | x | x | x | x | x | x |
| 31 | SW1CMODE | R/W | 8'b0000_1000 | - | - | SW1COMODE | - | SW1CMODE[3:0] |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 32 | SW1CCONF | R/W | 8'bxx00_xx00 | SW1CDVSSPEED[1:0] |  | SW1CPHASE[1:0] |  | SW1CFREQ[1:0] |  | - | SW1CILIM |
|  |  |  |  | x | x | 0 | 0 | x | x | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 35 | SW2VOLT | R/W | 8'b0xxx_xxxx | - | SW2[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 36 | SW2STBY | R/W | 8'b0xxx_xxxx | - | SW2STBY[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 37 | SW2OFF | R/W | 8'b0xxx_xxxx | - | SW2OFF[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |

Table 135. Functional page (continued)

| Add | Register Name | R/W | Default | BITS[7:0] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 38 | SW2MODE | R/W | 8'b0000_1000 | - | - | SW2OMODE | - | SW2MODE[3:0] |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 39 | SW2CONF | R/W | $8{ }^{\prime} \mathrm{bxx01}$ _xx00 | SW2DVSSPEED[1:0] |  | SW2PHASE[1:0] |  | SW2FREQ[1:0] |  | - | SW2ILIM |
|  |  |  |  | x | x | 0 | 1 | x | x | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 3 C | SW3AVOLT | R/W | 8'b0xxx_xxxx | - | SW3A[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 3D | SW3ASTBY | R/W | 8'b0xxx_xxxx | - | SW3ASTBY[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 3E | SW3AOFF | R/W | 8'b0xxx_xxxx | - | SW3AOFF[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 3F | SW3AMODE | R/W | 8'b0000_1000 |  |  | SW3AOMODE | - | SW3AMODE[3:0] |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 40 | SW3ACONF | R/W | 8'bxx10_xx00 | SW3ADVSSPEED[1:0] |  | SW3APHASE[1:0] |  | SW3AFREQ[1:0] |  | - | SW3AILIM |
|  |  |  |  | x | x | 1 | 0 | x | x | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 43 | SW3BVOLT | R/W | 8'b0xxx_xxxx | - | SW3B[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 44 | SW3BSTBY | R/W | 8'b0xxx_xxxx | - | SW3BSTBY[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 45 | SW3BOFF | R/W | 8'b0xxx_xxxx | - | SW3BOFF[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 46 | SW3BMODE | R/W | 8'b0000_1000 | - | - | SW3BOMODE | - | SW3BMODE[3:0] |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 47 | SW3BCONF | R/W | 8'bxx10_xx00 | SW3BDVSSPEED[1:0] |  | SW3BPHASE[1:0] |  | SW3BFREQ[1:0] |  | - | SW3BILIM |
|  |  |  |  | x | x | 1 | 0 | x | x | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 4A | SW4VOLT | R/W | 8'b0xxx_xxxx | - | SW4[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 4B | SW4STBY | R/W | 8'b0xxx_xxxx | - | SW4STBY[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 4 C | SW4OFF | R/W | 8'b0xxx_xxxx | - | SW4OFF[6:0] |  |  |  |  |  |  |
|  |  |  |  | 0 | x | x | x | x | x | x | x |
| 4D | SW4MODE | R/W | 8'b0000_1000 | - | - | SW4OMODE | - | SW4MODE[3:0] |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 4E | SW4CONF | R/W | $8{ }^{\prime} \mathrm{bxx} 11$ _xx00 | SW4DVSSPEED[1:0] |  | SW4PHASE[1:0] |  | SW4FREQ[1:0] |  | - | SW4ILIM |
|  |  |  |  | x | x | 1 | 1 | x | x | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |

FUNCTIONAL BLOCK REQUIREMENTS AND BEHAVIORS

Table 135. Functional page (continued)


Table 136. Extended page 1

| Address | Register Name | TYPE | Default | BITS[7:0] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 80 | OTP FUSE READ | R/W | 8'b000x_xxx0 | - | - | - | - | - | - | - | OTP FUSE READ EN |
|  |  |  |  | 0 | 0 | 0 | x | x | x | x | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 84 | OTP LOAD MASK | R/W | 8'b0000_0000 | START | RL PWBRTN | FORCE PWRCTL | RL PWRCTL | RL OTP | RL OTP ECC | RL OTP FUSE | RL TRIM FUSE |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 8A | OTP ECC SE1 | R | 8'bxxx0_0000 | - | - | - | ECC5_SE | ECC4_SE | ECC3_SE | ECC2_SE | ECC1_SE |
|  |  |  |  | x | x | x | 0 | 0 | 0 | 0 | 0 |
| 8B | OTP ECC SE2 | R | 8'bxxx0_0000 | - | - | - | ECC10_SE | ECC9_SE | ECC8_SE | ECC7_SE | ECC6_SE |
|  |  |  |  | x | x | $x$ | 0 | 0 | 0 | 0 | 0 |
| 8C | OTP ECC DE1 | R | 8'bxxx0_0000 | - | - | - | ECC5_DE | ECC4_DE | ECC3_DE | ECC2_DE | ECC1_DE |
|  |  |  |  | x | x | x | 0 | 0 | 0 | 0 | 0 |

PF0100Z

Table 136. Extended page 1 (continued)


FUNCTIONAL BLOCK REQUIREMENTS AND BEHAVIORS

Table 136. Extended page 1 (continued)


Table 136. Extended page 1 (continued)

| Address | Register Name | TYPE | Default | BITS[7:0] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  | - | - | - | - | VGEN5_VOLT[3:0] |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | x | x | x | x |
| D9 | OTP VGEN5 SEQ | R/W | 8'b000x_xxxx | - | - | - | VGEN5_SEQ[4:0] |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | x | x | x | x | x |
|  |  |  |  |  |  |  |  |  |  |  |  |
| DC | OTP VGEN6 VOLT | R/W | 8'b0000_xxxx | - | - | - | - | VGEN6_VOLT[3:0] |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | x | x | x | x |
| DD | OTP VGEN6 SEQ | R/W | 8'b000x_xxxx | - | - | - | VGEN6_SEQ[4:0] |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | x | x | x | x | x |
|  |  |  |  |  |  |  |  |  |  |  |  |
| E0 | OTP PU CONFIG1 | R/W | 8'b000x_xxxx | - | - | - | PWRON_ CFG1 | SWDVS_CLK1[1:0] |  | SEQ_CLK_SPEED1[1:0] |  |
|  |  |  |  | 0 | 0 | 0 | x | x | x | x | x |
| E1 | OTP PU CONFIG2 | R/W | 8'b000x_xxxx | - | - | - | PWRON CFG2 | SWDVS | K2[1:0] | SEQ_CLK_S | PEED2[1:0] |
|  |  |  |  | 0 | 0 | 0 | x | x | x | $x$ | x |
| E2 | OTP PU CONFIG3 | R/W | 8'b000x_xxxx | - | - | - | $\begin{aligned} & \text { PWRON_- } \\ & \text { CFG3 } \end{aligned}$ | SWDVS | K3[1:0] | SEQ_CLK_S | PEED3[1:0] |
|  |  |  |  | 0 | 0 | 0 | x | x | x | x | x |
| E3 | $\begin{aligned} & \text { OTP PU CONFIG } \\ & \text { XOR } \end{aligned}$ | R | 8'b000x_xxxx | - | - | - | PWRON_CFG _XOR | SWDVS | K3_XOR | SEQ_CLK_S | PEED_XOR |
|  |  |  |  | 0 | 0 | 0 | x | x | x | x | x |
| E4 ${ }^{(80)}$ | OTP FUSE POR1 | R/W | 8'b0000_00x0 | TBB_POR | SOFT_FUSE_ POR | - | - | - | - | FUSE_POR1 | - |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | x | 0 |
| E5 | OTP FUSE POR1 | R/W | 8'b0000_00x0 | RSVD | RSVD | - | - | - | - | FUSE_POR2 | - |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | x | 0 |
| E6 | OTP FUSE POR1 | R/W | 8'b0000_00x0 | RSVD | RSVD | - | - | - | - | FUSE_POR3 | - |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | x | 0 |
| E7 | $\begin{aligned} & \text { OTP FUSE POR } \\ & \text { XOR } \end{aligned}$ | R | 8'b0000_00x0 | RSVD | RSVD | - | - | - | - | $\begin{array}{\|c} \text { FUSE_POR_X } \\ \text { OR } \end{array}$ | - |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | x | 0 |
| E8 | OTP PWRGD EN | R/W/M | 8'b0000_000x | - | - | - | - | - | - | - | OTP_PG_EN |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | x | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| F0 | OTP EN ECCO | R/W | 8'b000x_xxxx | - | - | - | $\begin{aligned} & \text { EN_ECC } \\ & \text { BANK5 } \end{aligned}$ | EN_ECC BANK4 | $\begin{gathered} \text { EN_ECC } \\ \text { BANK3 } \end{gathered}$ | EN_ECC BANK2 | EN_ECC BANNK1 |
|  |  |  |  | 0 | 0 | 0 | x | x | x | x | x |
| F1 | OTP EN ECC1 | R/W | 8'b000x_xxxx | - | - | - | $\begin{aligned} & \text { EN_ECC } \\ & \text { BANK10 } \end{aligned}$ | EN_ECC BANK9 | $\begin{aligned} & \text { EN_ECC } \\ & \text { BANK } \end{aligned}$ | EN_ECC BANK7 | $\begin{gathered} \text { EN_ECC- } \\ \text { BANK6 } \end{gathered}$ |
|  |  |  |  | 0 | 0 | 0 | x | x | x | x | x |
|  |  |  |  |  |  |  |  |  |  |  |  |

Table 136. Extended page 1 (continued)

| Address | Register Name | TYPE | Default | BITS[7:0] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| F4 | OTP SPARE2_4 | R/W | 8'b0000_xxxx | - | - | - | - | RSVD |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | x | x | x | x |
|  | OTP SPARE4_3 | R/W | 8'b0000_0xxx | - | - | - | - | - | RSVD |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | x | x | x |
| F6 | OTP SPARE6_2 | R/W | 8'b0000_00xx | - | - | - | - | - | - |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | x | x |
| F7 | OTP SPARE7_1 | R/W | 8'b0000_0xxx | - | - | - | - | - | - | - | RSVD |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | x | x | x |
|  |  |  |  |  |  |  |  |  |  |  |  |
| FE | OTP DONE | R/W | 8'b0000_000x | - | - | - | - | - | - | - | OTP_DONE |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | x |
| FF | OTP I2C ADDR | R/W | 8'b0000_0xxx | - | - | - | - | I2C_SLV ADDR[3] |  | AD |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 1 | x | $\times$ | x |

## Notes

80. In the PF0100Z FUSE_POR1, FUSE_POR2, and FUSE_POR3 are XOR'ed into the FUSE_POR_XOR bit. The FUSE_POR_XOR has to be 1 for fuses to be loaded. This can be achieved by setting any one or all of the FUSE_PORx bits. In the PF0100AZ, the XOR function is removed. It is required to set all of the FUSE_PORx bits to be able to load the fuses.

Table 137. Extended page 2

| Address | Register Name | TYPE | Default | BITS[7:0] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 81 | SW1AB PWRSTG | R/W | 8'b1111_1111 | RSVD | RSVD | RSVD | RSVD | RSVD | SW1AB_PWRSTG[2:0] |  |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 82 | PWRSTG RSVD | R | 8'b0000_0000 | PWRSTGRSVD |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 83 | SW1C PWRSTG | R | 8'b1111_1111 | RSVD | RSVD | RSVD | RSVD | RSVD | SW1C_PWRSTG[2:0] |  |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 84 | SW2 PWRSTG | R | 8'b1111_1111 | RSVD | RSVD | RSVD | RSVD | RSVD | SW2_PWRSTG[2:0] |  |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 85 | SW3A PWRSTG | R | 8'b1111_1111 | RSVD | RSVD | RSVD | RSVD | RSVD | SW3A_PWRSTG[2:0] |  |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 86 | SW3B PWRSTG | R | 8'b1111_1111 | RSVD | RSVD | RSVD | RSVD | RSVD | SW3B_PWRSTG[2:0] |  |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 87 | SW4 PWRSTG | R | 8'b0111_1111 | FSLEXT THERM DISABLE | PWRGD SHDWN DISABLE | RSVD | RSVD | RSVD | SW4_PWRSTG[2:0] |  |  |
|  |  |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 88 | PWRCTRL OTP CTRL | R/W | 8'b0000_0001 | - | - | - | - | - | - | PWRGD_EN | OTP SHDWN_EN |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

PF0100Z

Table 137. Extended page 2 (continued)

| Address | Register Name | TYPE | Default | BITS[7:0] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 8D | I2C WRITE ADDRESS TRAP | R/W | 8'b0000_0000 | I2C_WRITE_ADDRESS_TRAP[7:0] |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 8E | I2C TRAP PAGE | R/W | 8'b0000_0000 | LET_IT_ROLL | RSVD | RSVD | 12C_TRAP_PAGE[4:0] |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 8F | I2C TRAP CNTR | R/W | 8'b0000_0000 | 12C_WRITE_ADDRESS_COUNTER[7:0] |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 90 | 10 DRV | R/W | 8'b00xx_xxxx | SDA_DRV[1:0] |  | SDWNB_DRV[1:0] |  | INTB_DRV[1:0] |  | RESETBMCU_DRV[1:0] |  |
|  |  |  |  | 0 | 0 | x | x | x | x | x | x |
|  |  |  |  |  |  |  |  |  |  |  |  |
| D0 | OTP AUTO ECCO | R/W | 8'b0000_0000 | - | - | - | AUTO ECC _BANK5 | AUTO ECC _BANK4 | $\begin{gathered} \text { AUTO_ECC_B } \\ \text { ANK3 } \end{gathered}$ | AUTO ECC _BANK2 | $\underset{\text { ANK1 }}{\text { AUTO_ECC_B }}$ |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D1 | OTP AUTO ECC1 | R/W | 8'b0000_0000 | - | - | - | AUTO_ECC_B ANK10 ANK10 | AUTO ECC _BANK9 | $\begin{array}{\|c} \text { AUTO_ECC_B } \\ \text { ANK8 } \end{array}$ | $\underset{\text { NK7 }}{\text { AUTO_ECCBA }}$ | AUTO_ECC_B ANK6 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| D8 | Reserved | - | $8 ' b 0000 \_0000$ | Reserved $^{(81)}$ |
| :---: | :---: | :---: | :---: | :---: |
| D9 | Reserved | - | $8^{\prime} b 0000 \_0000$ | Reserved $^{(81)}$ |


| E1 | OTP ECC CTRL1 | R/W | 8'b0000_0000 | $\frac{\mathrm{ECC1}}{\mathrm{TBB}}$ | $\underset{\text { CCC1_CALC_ }}{\text { CIN }}$ | ECC1_CIN_TBB[5:0] |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E2 | OTP ECC CTRL2 | R/W | 8'b0000_0000 | $\underset{\mathrm{TBB}}{\mathrm{ECC} 2 \_\mathrm{EN}}$ | $\underset{\operatorname{CIN}^{\text {CCC2_CALC_ }}}{\text { ECO }}$ | ECC2_CIN_TBB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E3 | OTP ECC CTRL3 | R/W | 8'b0000_0000 | $\underset{\mathrm{TBB}}{\mathrm{ECC} 3-E N}$ | $\underset{\text { ECC3_CALC_ }}{\substack{\text { CIN }}}$ | ECC3_CIN_TBB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E4 | OTP ECC CTRL4 | R/W | 8'b0000_0000 | $\begin{gathered} \mathrm{ECC4} \text { _EN_ } \\ \mathrm{TBB} \end{gathered}$ | $\begin{gathered} \text { ECC4_CALC_ } \\ \text { CIN } \end{gathered}$ | ECC4_CIN_TBB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E5 | OTP ECC CTRL5 | R/W | 8'b0000_0000 | $\underset{\text { TBB }}{\underset{\text { ECC }}{ }}$ | $\underset{\text { CIN }}{\text { ECCO_C_ }}$ | ECC5_CIN_TBB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E6 | OTP ECC CTRL6 | R/W | 8'b0000_0000 | $\frac{\mathrm{ECC6}=\mathrm{EN}}{\mathrm{TBB}}$ | $\underset{\text { CIN }}{\text { ECC_C_ }}$ | ECC6_CIN_TBB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E7 | OTP ECC CTRL7 | R/W | 8'b0000_0000 | $\begin{gathered} \text { ECC7_EN_ } \\ \text { TBB } \end{gathered}$ | $\underset{\text { CCIN }}{\substack{\text { EALC_ }}}$ | ECC7_CIN_TBB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E8 | OTP ECC CTRL8 | R/W | 8'b0000_0000 | $\begin{gathered} \text { ECC8_EN_ } \\ \text { TBB } \end{gathered}$ | $\underset{\text { CIN }}{\text { ECCB_CALC_ }}$ | ECC8_CIN_TBB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 137. Extended page 2 (continued)

| Address | Register Name | TYPE | Default | BITS[7:0] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| E9 | OTP ECC CTRL9 | R/W | 8'b0000_0000 | $\underset{\mathrm{TBB}}{\mathrm{ECC} 9-E N}$ | $\underset{\text { CIN }}{\text { ECCOC_ }}$ | ECC9_CIN_TBB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| EA | OTP ECC CTRL10 | R/W | 8'b0000_0000 | $\underset{B \bar{B}}{\mathrm{ECC} 10 \_\mathrm{EN} \mathrm{~T}^{2}}$ | $\begin{gathered} \text { ECC10_CALC } \\ \text { _CIN } \end{gathered}$ | ECC10_CIN_TBB[5:0] |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| F1 | OTP FUSE CTRL1 | R/W | 8'b0000_0000 | - | - | - | - | $\underset{\mathrm{N}}{\text { ANTIFUSE1_E }}$ | $\underset{\text { OAD }}{\text { ANTIFUSE1_L }}$ | $\underset{\mathrm{W}}{\text { ANTIFUSE1_R }}$ | BYPASS1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| F2 | OTP FUSE CTRL2 | R/W | 8'b0000_0000 | - | - | - | - | ANTIFUSE2_E N | ANTIFUSE2_L OAD | ANTIFUSE2_R $W$ | BYPASS2 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| F3 | OTP FUSE CTRL3 | R/W | 8'b0000_0000 | - | - | - | - | $\underset{\mathrm{N}}{\text { ANTIFUSE3_E }}$ | ANTIFUSE3_L OAD | ANTIFUSE3_R | BYPASS3 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| F4 | OTP FUSE CTRL4 | R/W | 8'b0000_0000 | - | - | - | - | $\underset{\mathrm{N}}{\text { ANTIFUSE_E }}$ | ANTIFUSE4_L OAD | ANTIFUSE4_R W | BYPASS4 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| F5 | OTP FUSE CTRL5 | R/W | 8'b0000_0000 | - | - | - | - | $\underset{\mathrm{N}}{\text { ANTIFU_E }}$ | ANTIFUSE5_L OAD | ANTIFUSE5_R | BYPASS5 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| F6 | OTP FUSE CTRL6 | R/W | 8'b0000_0000 | - | - | - | - | $\begin{array}{\|c} \text { ANTIFUSE6_E } \\ \mathrm{N} \end{array}$ | ANTIFUSE6_L OAD | ANTIFUSE6_R | BYPASS6 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| F7 | OTP FUSE CTRL7 | R/W | 8'b0000_0000 | - | - | - | - | $\underset{N}{\text { ANTIFUSE7_E }}$ | ANTIFUSE7_L OAD | ANTIFUSE7_R W | BYPASS7 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| F8 | OTP FUSE CTRL8 | R/W | 8'b0000_0000 | - | - | - | - | $\underset{\mathrm{N}}{\text { ANTIFUSE_E }}$ | ANTIFUSE8_L OAD | ANTIFUSE8_R | BYPASS8 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| F9 | OTP FUSE CTRL9 | R/W | 8'b0000_0000 | - | - | - | - | $\underset{N}{\text { ANTIFUSE9_E }}$ | ANTIFUSE99 LOAD | ANTIFUSE9_R W | BYPASS9 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| FA | OTP FUSE CTRL10 | R/W | 8'b0000_0000 | - | - | - | - | $\begin{gathered} \text { ANTIFUSE10_ } \\ \text { EN } \end{gathered}$ | ANTIFUSE10 LOAD | $\begin{array}{\|c} \text { ANTIFUSE10_ } \\ \text { RW } \end{array}$ | BYPASS10 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Notes

81. Do not write in reserved registers.

## 7 Typical applications

### 7.1 Introduction

Figure 29 provides a typical application diagram of the PF0100Z PMIC together with its functional components. For details on component references and additional components such as filters, refer to the individual sections.

### 7.1.1 Application diagram



Figure 29. Typical application schematic

### 7.1.2 Bill of materials

The following table provides a complete list of the recommended components on a full featured system using the PF0100Z Device. Critical components such as inductors, transistors, and diodes are provided with a recommended part number, but equivalent components may be used.

Table 138. Bill of materials ${ }^{(82)}$

| Value | Qty | Description | Part\# | Manufacturer | Component/pin |
| :--- | :--- | :--- | :--- | :--- | :---: |
| PMIC | 1 | Power management IC | MMPF0100Z | NXP |  |
|  |  |  |  |  |  |

Buck, SW1AB - (0.300-1.875 V), 2.5 A

| $1.0 \mu \mathrm{H}$ | 1 | $\begin{aligned} & 4 \times 4 \times 2.1 \\ & \mathrm{I}_{\mathrm{SAT}}=4.5 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=11.9 \mathrm{~m} \Omega \end{aligned}$ | XFL4020-102MEB | Coilcraft | Output inductor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1.0 \mu \mathrm{H}$ | - | $\begin{aligned} & 5 \times 5 \times 1.5 \\ & \mathrm{I}_{\mathrm{SAT}}=3.6 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=50 \mathrm{~m} \Omega \end{aligned}$ | LPS5015_102ML | Coilcraft | Output inductor optional |
| $1.0 \mu \mathrm{H}$ | - | $\begin{aligned} & 2.5 \times 2.0 \times 1.2 \\ & \mathrm{I}_{\mathrm{SAT}}=4.5 \mathrm{~A} \\ & \mathrm{DCR}_{\mathrm{MAX}}=42 \mathrm{~m} \Omega \end{aligned}$ | DFE252012PD-1R0M | TOKO | Output inductor (optional) |
| $22 \mu \mathrm{~F}$ | 4 | 10 V X5R 0805 | LMK212BJ226MG-T | Taiyo Yuden | Output capacitance |
| $4.7 \mu \mathrm{~F}$ | 2 | 10 V X5R 0603 | LMK107BJ475KA-T | Taiyo Yuden | SW1AIN, SW1BIN |
| $0.1 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | C0402C104K8PAC | Kemet | Input capacitance |

Buck, SW1C- (0.300-1.875 V), 2.0 A

| $1.0 \mu \mathrm{H}$ | 1 | $\begin{aligned} & 4 \times 4 \times 1.2 \\ & \mathrm{I}_{\mathrm{SAT}}=2.8 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=60 \mathrm{~m} \Omega \end{aligned}$ | LPS4012-102NL | Coilcraft | Output inductor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1.0 \mu \mathrm{H}$ | - | $\begin{aligned} & 3 \times 3 \times 1.2 \\ & \mathrm{I}_{\mathrm{SAT}}=2.5 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=42 \mathrm{~m} \Omega \end{aligned}$ | XFL3012-102ML | Coilcraft | Output inductor optional |
| $1.0 \mu \mathrm{H}$ | - | $\begin{aligned} & \hline 2.5 \times 2.0 \times 1.2 \\ & \text { ISAT }=4.5 \mathrm{~A} \\ & \text { DCR }_{\text {MAX }}=42 \mathrm{~m} \Omega \end{aligned}$ | DFE252012PD-1R0M | TOKO | Output inductor (optional) |
| $22 \mu \mathrm{~F}$ | 2 | 10 V X5R 0805 | LMK212BJ226MG-T | Taiyo Yuden | Output capacitance |
| $4.7 \mu \mathrm{~F}$ | 1 | 10 V X5R 0603 | LMK107BJ475KA-T | Taiyo Yuden | Input capacitance |
| $0.1 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | C0402C104K8PAC | Kemet | Input capacitance |
| Buck, SW1ABC - (0.300-1.875 V), 4.5 A |  |  |  |  |  |
| $1.0 \mu \mathrm{H}$ | 1 | $\begin{aligned} & 4.2 \times 4.2 \times 2 \\ & \mathrm{I}_{\mathrm{SAT}}=5.1 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=29 \mathrm{~m} \Omega \end{aligned}$ | FDSD0420D-1R0M | TOKO Inc. | Output inductor |
| $22 \mu \mathrm{~F}$ | 6 | 10 V X5R 0805 | LMK212BJ226MG-T | Taiyo Yuden | Output capacitance |
| $4.7 \mu \mathrm{~F}$ | 2 | 10 V X5R 0603 | LMK107BJ475KA-T | Taiyo Yuden | Input capacitance |
| $0.1 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | C0402C104K8PAC | Kemet | Input capacitance |

PF0100Z

Table 138. Bill of materials ${ }^{(82)}$ (continued)

| Value | Qty | Description | Part\# | Manufacturer | Component/pin |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Buck, SW2 - (0.400-3.300 V), 2.0 A |  |  |  |  |  |

Buck, SW2 - (0.400-3.300 V), 2.0 A

| $1.0 \mu \mathrm{H}$ | 1 | $\begin{aligned} & 4 \times 4 \times 1.2 \\ & \mathrm{I}_{\mathrm{SAT}}=2.8 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=60 \mathrm{~m} \Omega \end{aligned}$ | LPS4012-102NL | Coilcraft | Output inductor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1.0 \mu \mathrm{H}$ | - | $3 \times 3 \times 1.2$ <br> $\mathrm{I}_{\mathrm{SAT}}=2.5 \mathrm{~A}$ for $10 \%$ drop, $\mathrm{DCR}_{\mathrm{MAX}}=42 \mathrm{~m} \Omega$ | XFL3012-102ML | Coilcraft | Output inductor optional |
| $1.0 \mu \mathrm{H}$ | - | $\begin{aligned} & 2.5 \times 2.0 \times 1.2 \\ & \mathrm{I}_{\mathrm{SAT}}=4.5 \mathrm{~A} \\ & \mathrm{DCR}_{\mathrm{MAX}}=42 \mathrm{~m} \Omega \end{aligned}$ | DFE252012PD-1R0M | TOKO | Output inductor (optional) |
| $22 \mu \mathrm{~F}$ | 2 | 10 V X5R 0805 | LMK212BJ226MG-T | Taiyo Yuden | Output capacitance |
| $4.7 \mu \mathrm{~F}$ | 1 | 10 V X5R 0603 | LMK107BJ475KA-T | Taiyo Yuden | Input capacitance |
| $0.1 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | C0402C104K8PAC | Kemet | Input capacitance |

Buck, SW3AB - (0.400-3.300 V), 2.5 A

| $1.0 \mu \mathrm{H}$ | 1 | $\begin{aligned} & 4 \times 4 \times 2.1 \\ & \mathrm{I}_{\mathrm{SAT}}=4.5 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=11.9 \mathrm{~m} \Omega \end{aligned}$ | XFL4020-102MEB | Coilcraft | Output inductor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1.0 \mu \mathrm{H}$ | - | $\begin{aligned} & 5 \times 5 \times 1.5 \\ & \mathrm{I}_{\mathrm{SAT}}=3.6 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=50 \mathrm{~m} \Omega \end{aligned}$ | LPS5015_102ML | Coilcraft | Output inductor optional |
| $1.0 \mu \mathrm{H}$ | - | $\begin{aligned} & 2.5 \times 2.0 \times 1.2 \\ & \mathrm{I}_{\text {SAT }}=4.5 \mathrm{~A} \\ & \mathrm{DCR}_{\text {MAX }}=42 \mathrm{~m} \Omega \end{aligned}$ | DFE252012PD-1R0M | TOKO | Output inductor (optional) |
| $22 \mu \mathrm{~F}$ | 4 | 10 V X5R 0805 | LMK212BJ226MG-T | Taiyo Yuden | Output capacitance |
| $4.7 \mu \mathrm{~F}$ | 2 | 10 V X5R 0603 | LMK107BJ475KA-T | Taiyo Yuden | SW3AIN, SW3BIN |
| $0.1 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | C0402C104K8PAC | Kemet | Input capacitance |

Buck, SW4 - (0.400-3.300V), 1A

| $1.0 \mu \mathrm{H}$ | 1 | $\begin{aligned} & 2.5 \times 2 \times 1 \\ & \mathrm{I}_{\mathrm{SAT}}=1.8 \mathrm{~A} \text { for } 30 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=84 \mathrm{~m} \Omega \end{aligned}$ | VLS252010ET-1R0N | TDK | Output inductor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1.0 \mu \mathrm{H}$ | - | $\begin{aligned} & 2.5 \times 2.0 \times 1.2 \\ & \mathrm{I}_{\mathrm{SAT}}=4.5 \mathrm{~A} \\ & \mathrm{DCR}_{\mathrm{MAX}}=42 \mathrm{~m} \Omega \end{aligned}$ | DFE252012PD-1R0M | TOKO | Output inductor (optional) |
| $1.0 \mu \mathrm{H}$ | - | $\begin{aligned} & 2.2 \times 2.1 \times 1 \\ & \mathrm{I}_{\mathrm{SAT}}=1.2 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=89 \mathrm{~m} \Omega \end{aligned}$ | XPL2010_102ML | Coilcraft | Output inductor optional |
| $22 \mu \mathrm{~F}$ | 2 | 10 V X5R 0805 | LMK212BJ226MG-T | Taiyo Yuden | Output capacitance |
| $4.7 \mu \mathrm{~F}$ | 1 | 10 V X5R 0603 | LMK107BJ475KA-T | Taiyo Yuden | Input capacitance |
| $0.1 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | C0402C104K8PAC | Kemet | Input capacitance |

Table 138. Bill of materials ${ }^{(82)}$ (continued)

| Value | Qty | Description | Part\# | Manufacturer | Component/pin |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BOOST, SWBST - 5.0 V, 600 mA |  |  |  |  |  |
| $2.2 \mu \mathrm{H}$ | - | $\begin{aligned} & 3 \times 3 \times 1.5 \\ & \mathrm{I}_{\mathrm{SAT}}=2.0 \mathrm{~A} \text { for } 10 \% \text { drop, } \mathrm{DCR}_{\mathrm{MAX}}=110 \mathrm{~m} \Omega \end{aligned}$ | LPS3015-222ML | Coilcraft | Output Inductor |
| $2.2 \mu \mathrm{H}$ | - | $\begin{aligned} & 2.5 \times 2.0 \times 1.2 \\ & \mathrm{I}_{\mathrm{SAT}}=3.3 \mathrm{~A} \\ & \mathrm{DCR}_{\mathrm{MAX}}=84 \mathrm{~m} \Omega \end{aligned}$ | DFE252012PD-2R2M | TOKO | Output inductor (optional) |
| $22 \mu \mathrm{~F}$ | 2 | 10 V X5R 0805 | LMK212BJ226MG-T | Taiyo Yuden | Output capacitance |
| $10 \mu \mathrm{~F}$ | 1 | 10 V X5R 0805 | C2012X5R1A106MT | TDK | Input capacitance |
| $2.2 \mu \mathrm{~F}$ | 1 | 6.3 V X5R 0402 | C0402C225M9PACTU | Kemet | Input capacitance |
| $0.1 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | C0402C104K8PAC | Kemet | Input capacitance |
| 1.0 A | 1 | 20 V SOD-123FL | MBR120VLSFT1G | ON Semiconductor | Schottky diode |
| LDO, VGEN1 - (0.80-1.55), 100 mA |  |  |  |  |  |
| $2.2 \mu \mathrm{~F}$ | 1 | 6.3 V X5R 0402 | C0402C225M9PACTU | Kemet | Output capacitance |
| $1.0 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | CC0402KRX5R6BB105 | Yageo America | Input capacitance |
| LDO, VGEN2 - (0.80-1.55), 250 mA |  |  |  |  |  |
| $4.7 \mu \mathrm{~F}$ | 1 | 6.3 V X5R 0402 | C0402X5R6R3-475MNP | Venkel | Output capacitance |
| LDO, VGEN3 - (1.80-3.30), 100 mA |  |  |  |  |  |
| $2.2 \mu \mathrm{~F}$ | 1 | 6.3 V X5R 0402 | C0402C225M9PACTU | Kemet | Output capacitance |
| $1.0 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | CC0402KRX5R6BB105 | Yageo America | Input capacitance |
| LDO, VGEN4 - (1.80-3.30), 350 mA |  |  |  |  |  |
| $4.7 \mu \mathrm{~F}$ | 1 | 6.3 V X5R 0402 | C0402X5R6R3-475MNP | Venkel | Output capacitance |
| LDO, VGEN5 - (1.80-3.30), 150 mA |  |  |  |  |  |
| $2.2 \mu \mathrm{~F}$ | 1 | 6.3 V X5R 0402 | C0402C225M9PACTU | Kemet | Output capacitance |
| $1.0 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | CC0402KRX5R6BB105 | Yageo America | Input capacitance |
| LDO, VGEN6 - (1.80-3.30), 200 mA |  |  |  |  |  |
| $2.2 \mu \mathrm{~F}$ | 1 | 6.3 V X5R 0402 | C0402C225M9PACTU | Kemet | Output capacitance |
| LDO/Switch VSNVS - (1.1-3.3), 200 mA |  |  |  |  |  |
| $0.47 \mu \mathrm{~F}$ | 1 | 6.3V X5R 0402 | C1005X5R0J474K | TDK | Output capacitance |
| Reference, VREFDDR - (0.20-1.65V), 10 mA |  |  |  |  |  |
| $1.0 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | CC0402KRX5R6BB105 | Yageo America | Output capacitance |
| $0.1 \mu \mathrm{~F}$ | 2 | 10 V X5R 0402 | C0402C104K8PAC | Kemet | VHALF, <br> VINREFDDR |
| Internal references, VCOREDIG, VCOREREF, VCORE |  |  |  |  |  |
| $1.0 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | CC0402KRX5R6BB105 | Yageo America | VCOREDIG |
| $1.0 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | CC0402KRX5R6BB105 | Yageo America | VCORE |
| $0.22 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | GRM155R61A224KE19D | Murata | VCOREREF |
| Coin cell |  |  |  |  |  |
| $0.1 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | C0402C104K8PAC | Kemet | LICELL |

PF0100Z

Table 138. Bill of materials ${ }^{(82)}$ (continued)

| Value | Qty | Description | Part\# | Manufacturer | Component/pin |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Miscellaneous |  |  |  |  |  |
| $0.1 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | CD402C104K8PAC | Kemet | VDDIO |
| $1.0 \mu \mathrm{~F}$ | 1 | 10 V X5R 0402 | CC0402KRX5R6BB105 | Yageo America | VIN |
| $100 \mathrm{k} \Omega$ | 1 | $1 / 16 \mathrm{~W} 0402$ | RK73H1ETTP1003F | KOA SPEER | PWRON |
| $100 \mathrm{k} \Omega$ | 1 | $1 / 16 \mathrm{~W} 0402$ | RK73H1ETTP1003F | KOA SPEER | RESETBMCU |
| $100 \mathrm{k} \Omega$ | 1 | $1 / 16 \mathrm{~W} 0402$ | RK73H1ETTP1003F | KOA SPEER | SDWN |
| $100 \mathrm{k} \Omega$ | 1 | $1 / 16 \mathrm{~W} 0402$ | RK73H1ETTP1003F | KOA SPEER | INTB |

Notes
82. NXP does not assume liability, endorse, or warrant components from external manufacturers referenced in circuit drawings or tables. While NXP offers component recommendations in this configuration, it is the customer's responsibility to validate their application.

### 7.2 PF0100Z layout guidelines

### 7.2.1 General board recommendations

1. It is recommended to use an eight layer board stack-up arranged as follows:

- High current signal
- GND
- Signal
- Power
- Power
- Signal
- GND
- High current signal

2. Allocate TOP and BOTTOM PCB Layers for POWER ROUTING (high current signals), copper-pour the unused area.
3. Use internal layers sandwiched between two GND planes for the SIGNAL routing.

### 7.2.2 Component placement

It is desirable to keep all component related to the power stage as close to the PMIC as possible, specially decoupling input and output capacitors.

### 7.2.3 General routing requirements

1. Some recommended things to keep in mind for manufacturability:

- Via in pads require a 4.5 mil minimum annular ring. Pad must be 9.0 mils larger than the hole
- Maximum copper thickness for lines less than 5.0 mils wide is 0.6 oz copper
- Minimum allowed spacing between line and hole pad is 3.5 mils
- Minimum allowed spacing between line and line is 3.0 mils

2. Care must be taken with SWxFB pins traces. These signals are susceptible to noise and must be routed far away from power, clock, or high power signals, like the ones on the SWxIN, SWx, SWxLX, SWBSTIN, SWBST, and SWBSTLX pins. They could be also shielded.
3. Shield feedback traces of the regulators and keep them as short as possible (trace them on the bottom so the ground and power planes shield these traces).
4. Avoid coupling traces between important signal/Iow noise supplies (like REFCORE, VCORE, VCOREDIG) from any switching node (i.e. SW1ALX, SW1BLX, SW1CLX, SW2LX, SW3ALX, SW3BLX, SW4LX, and SWBSTLX).
5. Make sure all components related to a specific block are referenced to the corresponding ground.

### 7.2.4 Parallel routing requirements

1. $\mathrm{I}^{2} \mathrm{C}$ signal routing

- CLK is the fastest signal of the system, so it must be given special care.
- To avoid contamination of these delicate signals by nearby high power or high frequency signals, it is a good practice to shield them with ground planes placed on adjacent layers. Make sure the ground plane is uniform throughout the whole signal trace length.


Figure 30. Recommended shielding for critical signals.

- These signals can be placed on an outer layer of the board to reduce their capacitance with respect to the ground plane.
- Care must be taken with these signals not to contaminate analog signals, as they are high frequency signals. Another good practice is to trace them perpendicularly on different layers, so there is a minimum area of proximity between signals.


### 7.2.5 Switching regulator layout recommendations

1. Per design, the switching regulators in PF0100Z are designed to operate with only one input bulk capacitor. However, it is recommended to add a high-frequency filter input capacitor (CIN_hf), to filter out any noise at the regulator input. This capacitor should be in the range of 100 nF and should be placed right next to or under the IC, closest to the IC pins.
2. Make high-current ripple traces low-inductance (short, high W/L ratio).
3. Make high-current traces wide or copper islands.
4. Make high-current traces symetrical for dual-phase regulators (SW1, SW3).


Figure 31. Generic buck regulator architecture


Figure 32. Recommended layout for buck regulators

### 7.3 Thermal information

### 7.3.1 Rating data

The thermal rating data of the packages has been simulated with the results listed in Table 5.
Junction to ambient thermal resistance nomenclature: the JEDEC specification reserves the symbol $R_{\theta J A}$ or $\theta_{J A}$ (Theta-JA) strictly for junction-to-ambient thermal resistance on a 1s test board in natural convection environment. R ®JMA or $\theta$ JMA (Theta-JMA) is used for both junction-to-ambient on a 2 s 2 p test board in natural convection and for junction-to-ambient with forced convection on both 1 s and 2 s 2 p test boards. It is anticipated the generic name, Theta-JA, continues to be commonly used.
The JEDEC standards can be consulted at http://www.jedec.org.

### 7.3.2 Estimation of junction temperature

An estimation of the chip junction temperature $T_{J}$ can be obtained from the equation:
$T_{J}=T_{A}+\left(R_{\theta J A} \times P_{D}\right)$
with:
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature for the package in ${ }^{\circ} \mathrm{C}$
$R_{\text {日JA }}=$ Junction to ambient thermal resistance in ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$P_{D}=$ Power dissipation in the package in $W$
The junction to ambient thermal resistance is an industry standard value provideing a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board $R_{\theta J A}$ and the value obtained on a four layer board $R_{\text {日JMA. }}$. Actual application PCBs show a performance close to the simulated four layer board value although this may be somewhat degraded in case of significant power dissipated by other components placed close to the device.
At a known board temperature, the junction temperature $T_{j}$ is estimated using the following equation
$T_{J}=T_{B}+\left(R_{\theta J B} \times P_{D}\right)$ with
$\mathrm{T}_{\mathrm{B}}=$ Board temperature at the package perimeter in ${ }^{\circ} \mathrm{C}$
$\mathrm{R}_{\text {өJB }}=$ Junction to board thermal resistance in ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$P_{D}=$ Power dissipation in the package in W
When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. See 6 Functional block requirements and behaviors, page 17 for more details on thermal management.

## 8 Packaging

### 8.1 Packaging dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.nxp.com and perform a keyword search for the drawing's document number. See the 4.2 Thermal characteristics, page 10 for specific thermal characteristics for each package.

Table 139. Package drawing information

| Package | Suffix | Package outline drawing number |
| :---: | :---: | :--- |
| 56 QFN $8 \times 8 \mathrm{~mm}-0.5 \mathrm{~mm}$ pitch. WF-Type (wettable flank) | ES | 98ASA00589D |



| (c) | NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED | MECHANICAL OUTLINE |  | PRINT VERSION NOT | то | SCAL |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TITLE: <br> QFN, THERMALLY ENHANCED <br> $8 \times 8 \times 0.85,0.5$ PITCH, 56 TERMINAL |  |  | DOCUMENT NO: 98ASA00589D REV: C |  |  |  |  |
|  |  |  | STANDARD: NON-JEDEC |  |  |  |  |
|  |  |  | SOT684-18 |  | 19 APR 2016 |  |  |




NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
3. THIS DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
4. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. THIS DIMENSION APPLIES ONLY FOR TERMINALS.


## 9 Reference section

### 9.1 Reference documents

Table 140. PF0100Z reference documents

| Reference | Description |
| :--- | :--- |
| AN4536 | MMPF0100 OTP Programming Instructions |
| AN4622 | MMPF0100 Layout Guidelines |

## 10 Revision history

### 10.1 Document changes

| Revision | Date | Description of Changes |
| :---: | :---: | :---: |
| 1.0 | 11/2012 | - Initial release |
| 2.0 | 1/2013 | - Deleted unneeded rows from Ordering information and updated part number <br> - Changed Note 2 <br> - Added Note 4 to Pin Definitions and assigned it to the applicable pin names <br> - Corrected Functional Block diagram <br> - Corrected pin name in section 7.1 <br> - Deleted unnecessary columns in Table 9 <br> - Added section 7.2.1 and fixed TOC <br> - Corrected FF row in Table 136 <br> - Corrected schematics $10,11,12,14,16,17,18,20$, and 22 <br> - Corrected page one package isometric <br> - Added warning to note 6 <br> - Changed graphics on figures $13,15,19$, and 21 <br> - Deleted original note 64. <br> - Deleted reference to ICOINLO in Coin Cell Charger Control <br> - Updated figure 28 <br> - Corrected part number in BOM <br> - Corrected \#4 in General Routing Requirements <br> - Added AN4622 to Reference Documents |
| 3.0 | 2/2013 | - Separated VSNS pin for HBM page $\underline{9}$ <br> - Reworded sentence in Programming OTP fuses <br> - Added 2.0 MHz clock frequency <br> - Changed min. for VREFDDR Current Limit <br> - Changed min. for VGEN1 DC Current Limit <br> - Changed min. for VGEN1 DC Overcurrent Protection Threshold <br> - Changed max. for VGEN2 ACTIVE MODE - DC Current Limit <br> - Changed min. for VGEN3 DC Current Limit <br> - Changed min. for VGEN4 DC Current Limit <br> - Changed min. for VGEN5 ACTIVE MODE - DC Current Limit <br> - Changed min. for VGEN6 DC Current Limit <br> - Changed min. for VGEN6 DC Overcurrent Protection Threshold <br> - Changed max. for VSNVS DC, LDO VIN Threshold, VIn going high with valid coin cell <br> - Changed max. for VSNVS DC, LDO VIN Threshold, VIN going low with valid coin cell <br> - Added note to VSNVS AC AND TRANSIENT Turn-on Time, and deleted notation of conditions <br> - Register D8 and D9 in table 137 marked as reserved. <br> - Added Figure 4 <br> - Updated table 8. Current consumption summary. |


| Revision | Date | Description of Changes |
| :---: | :---: | :---: |
| 4.0 | 4/2014 | - Added new package name and drawing for PF0100AZ <br> - Added Table 2 listing differences between PF0100Z and PF0100AZ <br> - Corrected VDDOTP maximum rating <br> - Corrected SWBSTFB maximum rating <br> - Updated Table 8 to included PF0100AZ specifications <br> - Updated Figure 4 <br> - Added note of FUSE_POR-XOR bit for PF0100AZ in OTP prototyping <br> - Corrected 2.0 MHz clock minimum specification from 1.85 MHz to 1.84 MHz in 16 MHz and 32 kHz clocks <br> - Corrected inductor Isat for SW1ABC single phase mode from 4.5 A to 6.0 A <br> - Tightened accuracy specification in PFM mode for all the switching regulators <br> - Corrected typical efficiency specifications for all switching regulators <br> - Added note to clarify SWBST default operation in Auto mode <br> - Added current limit specifications for VGEN2, VGEN6, and VSNVS for PF0100AZ <br> - Corrected conditions for VSNVS turn-on time specifications <br> - Changed VTH1 maximum specification from 3.05 V to 3.1 V <br> - Updated Control interface I2C block description to include note about SCL/SDA drive strength <br> - Corrected default values of bits in INTMASKO register in Table 118 <br> - Corrected default value of 4 MSBs in Table 128 <br> - Corrected default value of bits in SILICONREVID register in Table 126 <br> - Updated Typical Application Schematic to add bypass capacitor on VDDIO pin <br> - Added capacitor at VDDIO pin in Bill of Material table <br> - Noted that voltage settings 0.6 V and below are not supported <br> - VSNVS Turn On Delay (td1) spec corrected from 15 ms to 5.0 ms <br> - Updated per GPCN 16220 |
| 5.0 | 10/2014 | - Updated as per PB 16482 <br> - Increased ambient operating temperature of MMPF0100NPAZES device <br> - Added additional specification line items for Standby current, Sleep current, and VREFDDR accuracy for the extended temperature operation <br> - Added new part number MMPF0100F8AZES <br> - Updated Table 9 |
| 6.0 | 11/2014 | - Corrected the temperature range for the device MMPF0100F8AZES in Table 1 <br> - Updated Table 23 <br> - Updated Bill of Materials Table 138 |
| 7.0 | 7/2015 | - Added new part numbers MMPF0100F9AZES and MMPF0100FAAZES to Table 1 <br> - Updated Table 9 |
| 8.0 | 10/2015 | - Added MMPF0100F0AZES to Table 1 <br> - Updated Table 9 <br> - Updated Table 52 <br> - Updated Table 137 |
|  | 10/2015 | - Fixed typo on page 1 |
| 9.0 | 12/2015 | - Removed MMPF0100NPZES from Orderable part variations. No longer manufactured. <br> - Added MMPF0100F6AZES to Orderable part variations <br> - Updated Table 9 for MMPF0100F6AZES |
| 10.0 | 3/2016 | - Updated SW2 current capability from 2000 mA to 2500 mA for F9/FA versions |
| 11.0 | 5/2016 | - Changed Table 9 row - Default ${ }^{2} \mathrm{C}$ C Address from $0 \times 80$ to $0 \times 08$ for F0, F9, and FA |
| 12.0 | 8/2016 | - Added NP version to OTP's with SW2 current capability of 2500 mA <br> - Added BOM for SW1ABC |

## How to Reach Us:

## Home Page:

NXP.com
Web Support:
http://www.nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation, consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by the customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:
http://www.nxp.com/terms-of-use.html.

NXP, the NXP logo, Freescale, the Freescale logo and SMARTMOS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved
© 2016 NXP B.V.


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management Specialised - PMIC category:

## Click to view products by NXP manufacturer:

Other Similar products are found below :
LV5686PVC-XH FAN7710VN NCP391FCALT2G SLG7NT4081VTR SLG7NT4192VTR AP4313UKTR-G1 AS3729B-BWLM MB39C831QN-G-EFE2 MAX4940MB LV56841PVD-XH MAX77686EWE+T AP4306BUKTR-G1 MIC5164YMM PT8A3252WE NCP392CSFCCT1G TEA1998TS/1H PT8A3284WE PI3VST01ZEEX PI5USB1458AZAEX PI5USB1468AZAEX MCP16502TAC-E/S8B MCP16502TAE-E/S8B MCP16502TAA-E/S8B MCP16502TAB-E/S8B TCKE712BNL,RF ISL91211AIKZT7AR5874 ISL91211BIKZT7AR5878 MAX17506EVKITBE\# MCP16501TC-E/RMB ISL91212AIIZ-TR5770 ISL91212BIIZ-TR5775 CPX200D AX-3005D-3 TP-1303 TP-1305 TP-1603 TP-2305 TP-30102 TP-4503N MIC5167YML-TR LPTM21-1AFTG237C MPS-3003L-3 MPS-3005D SPD-3606 STLUX383A TP-60052 ADN8834ACBZ-R7 LM26480SQ-AA/NOPB LM81BIMTX-3/NOPB LM81CIMT-3/NOPB


[^0]:    * This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

