

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com/, http://www.nexperia.com/, use http://www.nexperia.com/

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS

DATA SHEET

74F32Quad 2-input OR gate

Product specification Supersedes data of 1990 Oct 04 IC15 Data Handbook

2000 Aug 02





Quad 2-input OR gate


74F32

FEATURE

• Industrial temperature range available (-40°C to +85°C)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F32	4.1ns	8.2mA

PIN CONFIGURATION



ORDERING INFORMATION


	C	ORDER CODE	
DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C$ to +70°C	INDUSTRIAL RANGE V_{CC} = 5V ±10%, T_{amb} = -40°C to +85°C	PKG DWG #
14-pin plastic DIP	N74F32N	174F32N	SOT27-1
14-pin plastic SO	N74F32D	I74F32D	SOT108-1

INPUT AND OUTPUT LOADING AND FAN OUT TABLE

PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
Dna, Dnb	Data inputs	1.0/1.0	20μA/0.6mA
Qn	Data output	50/33	1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20μA in the high state and 0.6mA in the low state.

LOGIC DIAGRAM




FUNCTION TABLE

INP	JTS	OUTPUT
Dna	Dnb	Qn
L	L	L
L	Н	Н
Н	L	Н
Н	Н	Н


NOTES:

- 1 H = High voltage level
- 2 L = Low voltage level

LOGIC SYMBOL



IEC/IEEE SYMBOL



Quad 2-input OR gate

74F32

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in high output state	–0.5 to V _{CC}	V	
I _{OUT}	Current applied to output in low output state		40	mA
_	Operating free air temperature range	Commercial range	0 to +70	°C
l amb	Operating free all temperature range	Industrial range	-40 to +85	°C
T _{stg}	Storage temperature range	-65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER			LIMITS		UNIT
			MIN	NOM	MAX	
V _{CC}	Supply voltage		4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V	
V _{IL}	Low-level input voltage			0.8	V	
I _{lk}	Input clamp current				-18	mA
I _{OH}	High-level output current				-1	mA
I _{OL}	Low-level output current				20	mA
_	Operating free cir temperature range	Commercial range	0		+70	°C
lamb	Operating free air temperature range	Industrial range	-40		+85	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITION	ONS ¹		LIMITS		UNIT	
					MIN	TYP ²	MAX		
V _{OH}	High-level output voltage		$V_{CC} = MIN, V_{IL} = MAX$	±10%V _{CC}	2.5			V	
			$V_{IH} = MIN, I_{OH} = MAX$	2.7	3.4		V		
V _{OL}	Low-level output voltage		$V_{CC} = MIN, V_{IL} = MAX$		0.30	0.50	V		
			$V_{IH} = MIN, I_{OI} = MAX$		0.30	0.50	V		
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$		-0.73	-1.2	V		
l _l	Input current at maximum ir voltage	nput	V _{CC} = MAX, V _I = 7.0V				100	μΑ	
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μА	
I _{IL}	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$				-0.6	mA	
I _{OS}	Short-circuit output current ³	}	V _{CC} = MAX		-60		-150	mA	
Icc	Supply current (total)	I _{CCH}	V _{CC} = MAX	V _{IN} = 4.5V		6.1	9.2	mA	
		I _{CCL}	V _{CC} = MAX	$V_{CC} = MAX$ $V_{IN} = GND$		10.3	15.5	mA	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2000 Aug 02 3

All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$. Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.


Quad 2-input OR gate

74F32

AC ELECTRICAL CHARACTERISTICS

	PARAMETER		LIMITS									
SYMBOL		TEST CONDITION	$V_{CC} = +5.0V$ $T_{amb} = +25^{\circ}C$ $C_{L} = 50pF, R_{L} = 500\Omega$			T _{amb} = 0°0	0V ± 10% C to +70°C R _L = 500Ω	$V_{CC} = +5.$ $T_{amb} = -40^{\circ}$ $C_{L} = 50 pF$	UNIT			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX			
t _{PLH}	Propagation delay Dna, Dnb to Qn	Waveform 1	3.0 3.0	4.2 4.0	5.6 5.3	3.0 3.0	6.6 6.3	3.0 3.0	6.6 6.3	ns		

AC WAVEFORMS




Waveform 1. Propagation delay for inverting outputs

NOTE:

For all waveforms, $V_M = 1.5V$.

TEST CIRCUIT AND WAVEFORMS



R_L = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.

Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.

Termination resistance should be equal to $Z_{\mbox{\scriptsize OUT}}$ of pulse generators.

Input Pulse Definition

family	INP	INPUT PULSE REQUIREMENTS											
	amplitude	V_{M}	rep. rate	t _w	t _{TLH}	t _{THL}							
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns							

SF00006


2000 Aug 02 4

Quad 2-input OR gate

74F32

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E (1)	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE	
SOT27-1	050G04	MO-001AA				92-11-17 95-03-11	


2000 Aug 02 5

Quad 2-input OR gate

74F32

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014		0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

	OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
		IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT108-1	076E06S	MS-012AB				-95-01-23 97-05-22

2000 Aug 02 6

Quad 2-input OR gate

74F32

NOTES

2000 Aug 02 7

Quad 2-input OR gate

74F32

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

print code Date of release: 08-00

Document order number: 9397-750-07379

Let's make things better.







X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

74HC85N NLV7SZ58DFT2G NLVHC1G08DFT1G CD4068BE NL17SG32P5T5G NL17SG86DFT2G NLV14001UBDR2G
NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC32ADTR2G MC74HCT20ADTR2G NLV17SZ00DFT2G NLV74HC02ADR2G
74HC32S14-13 74LS133 74LVC1G86Z-7 74LVC2G08RA3-7 NLV74HC14ADR2G NLV74HC20ADR2G NLVVHC1G09DFT1G
NLX2G86MUTCG 74LVC2G02HD4-7 NLU1G00AMUTCG 74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G00HK37 74LVC2G86HK3-7 NLX1G99DMUTWG NLVVHC1G00DFT2G NLVHC1G08DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G
NLV27WZ86USG NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G
74AUP2G00RA3-7 NLV74HC02ADTR2G NLX1G332CMUTCG NL17SG86P5T5G NL17SZ05P5T5G NLV74VHC00DTR2G
NLVVHC1G02DFT1G NL17SZ38DBVT1G NLV18SZ00DFT2G