## 1 General description

The NX3L4051 is a low-ohmic 8-channel analog switch, suitable for use as an analog or digital multiplexer/demultiplexer. The NX3L4051 has three digital select inputs (S1 to S 3 ), eight independent inputs/outputs ( Y 0 to Y 7 ) and a common input/output (Z). All eight switches share an enable input ( $\bar{E}$ ). A HIGH on $\bar{E}$ causes all switches into the high impedance OFF-state, independent of Sn .

Schmitt trigger action at the digital inputs makes the circuit tolerant to slower input rise and fall times. Low threshold digital inputs allows this device to be driven by 1.8 V logic levels in 3.3 V applications without significant increase in supply current $\mathrm{I}_{\mathrm{CC}}$. This makes it possible for the NX3L4051 to switch 4.3 V signals with a 1.8 V digital controller, eliminating the need for logic level translation. The NX3L4051 allows signals with amplitude up to $\mathrm{V}_{\mathrm{CC}}$ to be transmitted from Z to Yn or from Yn to Z . Its low ON resistance $(0.5 \Omega)$ and flatness $(0.13 \Omega)$ ensures minimal attenuation and distortion of transmitted signals.

## 2 Features and benefits

- Wide supply voltage range from 1.4 V to 4.3 V
- Very low ON resistance (peak):
$-1.7 \Omega$ (typical) at $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$
$-1.0 \Omega$ (typical) at $\mathrm{V}_{C C}=1.65 \mathrm{~V}$
$-0.6 \Omega$ (typical) at $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$
$-0.5 \Omega$ (typical) at $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ $0.5 \Omega$ (typical) at $\mathrm{V}_{\mathrm{Cc}}=4.3 \mathrm{~V}$
- Break-before-make switching
- High noise immunity
- ESD protection:
- HBM JESD22-A114F Class 3A exceeds 7500 V
- MM JESD22-A115-A exceeds 200 V
- CDM AEC-Q100-011 revision B exceeds 1000 V
- IEC61000-4-2 contact discharge exceeds 8000 V for switch ports
- CMOS low-power consumption
- Latch-up performance exceeds 100 mA per JESD 78B Class II Level A
- 1.8 V control logic at $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$
- Control input accepts voltages above supply voltage
- Very low supply current, even when input is below $\mathrm{V}_{\mathrm{CC}}$
- High current handling capability ( 350 mA continuous current under 3.3 V supply)
- Specified from $-40^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ and from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$



## 3 Applications

- Cell phone
- PDA
- Portable media player
- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating


## 4 Ordering information

Table 1. Ordering information

| Type number | Topside <br> mark | Package |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Temperature <br> range | Name | Description | Version |
| NX3L4051HR | M41 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | HXQFN16 | plastic thermal enhanced extremely thin <br> quad flat package; $n$ no leads; 16 terminals; <br> body $3 \times 3 \times 0.5 \mathrm{~mm}$ | SOT1039-2 |
| NX3L4051PW | X3L4051 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TSSOP16 | plastic thin shrink small outline package; 16 <br> leads; body width 4.4 mm | SOT403-1 |

### 4.1 Ordering options

Table 2. Ordering options

| Type number | Orderable part <br> number | Package | Packing method | Minimum <br> order quantity | Temperature |
| :--- | :--- | :--- | :--- | :--- | :--- |
| NX3L4051HR | NX3L4051HRZ | HXQFN16 | REEL 7" Q1 NDP SSB | 1500 | $T_{a m b}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| NX3L4051PW | NX3L4051PW,118 | TSSOP16 | REEL 13" Q1 NDP | 2500 | $T_{a m b}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

## 5 Functional diagram



## 6 Pinning information

### 6.1 Pinning



Figure 3. Pin configuration SOT1039-2 (HXQFN16)

NX3L4051


Figure 4. Pin configuration SOT403-1 (TSSOP16)

### 6.2 Pin description

Table 3. Pin description

| Symbol | Pin | SOT403-1 | Description |
| :--- | :--- | :--- | :--- |
|  | SOT1039-2 |  |  |
| Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7 | $11,12,13,10,15,3,16,2$ | $13,14,15,12,1,5,2,4$ | independent input or output |
| Z | 1 | 3 | independent output or input |
| E | 4 | 6 | enable input (active LOW) |
| n.c. | 5 | 7 | not connected |
| GND | 6 | 8 | ground (0 V) |
| S1, S2, S3 | $9,8,7$ | $11,10,9$ | select input |
| VCC | 14 | 16 | supply voltage |

## 7 Functional description

Table 4. Function table ${ }^{[1]}$

| Input |  |  |  | Channel ON |
| :---: | :---: | :---: | :---: | :---: |
| E | S3 | S2 | S1 |  |
| L | L | L | L | $\mathrm{YO}=\mathrm{Z}$ |
| L | L | L | H | $\mathrm{Y} 1=\mathrm{Z}$ |
| L | L | H | L | $Y 2=\mathrm{Z}$ |
| L | L | H | H | $Y 3=Z$ |
| L | H | L | L | $Y 4=Z$ |
| L | H | L | H | $Y 5=Z$ |
| N×34051 | All information provided in this documentis sujject to legal lisclaimers. |  |  | ๑NXP B.V. 2020. All rights reserved. |
| Product data sheet | Rev. 5.1-30 September 2020 |  |  |  |


| Input |  |  | Channel ON |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| E | S3 | S2 | S1 |  |  |  |  |
| L | H | H | L | Y6 $=$ Z |  |  |  |
| L | H | H | H | Y7 $=$ Z |  |  |  |
| H | X | X | X | switches off |  |  |  |

[1] $H=$ HIGH voltage level; L = LOW voltage level; $X=$ don't care.

## 8 Limiting values

Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | supply voltage |  |  | -0.5 | +4.6 | V |
| $V_{1}$ | input voltage | Sn and E | [1] | -0.5 | +4.6 | V |
| $\mathrm{V}_{\text {Sw }}$ | switch voltage |  | [2] | -0.5 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{K}}$ | input clamping current | $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ |  | -50 | - | mA |
| $\mathrm{I}_{\text {SK }}$ | switch clamping current | $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{C C}+0.5 \mathrm{~V}$ |  | - | $\pm 50$ | mA |
| Isw | switch current | $\mathrm{V}_{\mathrm{SW}}>-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{SW}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$; source or sink current |  | - | $\pm 350$ | mA |
|  |  | $\mathrm{V}_{\mathrm{SW}}>-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{SW}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$; pulsed at 1 ms duration, $<10 \%$ duty cycle; peak current |  | - | $\pm 500$ | mA |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |
|  |  | HXQFN16 | [3] | - | 250 | mW |
|  |  | TSSOP16 | [4] | - | 500 | mW |

[1] The minimum input voltage rating may be exceeded if the input current rating is observed.
[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed but may not exceed 4.6 V .
[3] For HXQFN16 package: above $135^{\circ} \mathrm{C}$ the value of $\mathrm{P}_{\text {tot }}$ derates linearly with $16.9 \mathrm{~mW} / \mathrm{K}$.
[4] For TSSOP16 package: above $60^{\circ} \mathrm{C}$ the value of $\mathrm{P}_{\text {tot }}$ derates linearly with $5.5 \mathrm{~mW} / \mathrm{K}$ above.

## 9 Recommended operating conditions

Table 6. Recommended operating conditions

| Symbol | Parameter | Conditions |  | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage |  | 1.4 | 4.3 | V |  |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage | Sn and E |  | 0 | 4.3 | V |
| $\mathrm{~V}_{\mathrm{SW}}$ | switch voltage |  | ${ }^{[1]}$ | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{amb}}$ | ambient temperature |  | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | input transition rise and fall rate | Sn and $\mathrm{E} ; \mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 4.3 V |  | - | 200 | $\mathrm{~ns} / \mathrm{V}$ |

[1] To avoid sinking GND current from terminal $Z$ when switch current flows in terminal Yn, the voltage drop across the bidirectional switch must not exceed 0.4 V . If the switch current flows into terminal Z , no GND current will flow from terminal Yn . In this case, there is no limit for the voltage drop across the switch.

## 10 Static characteristics

Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground 0 V ).

| Symbol | Parameter | Conditions | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | $\begin{gathered} \text { Max } \\ \left(85^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{array}{c\|} \operatorname{Max} \\ \left(125^{\circ} \mathrm{C}\right) \end{array}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 1.6 V | 0.9 | - | - | 0.9 | - | - | V |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ to 1.95 V | 0.9 | - | - | 0.9 | - | - | V |
|  |  | $\mathrm{V}_{C C}=2.3 \mathrm{~V}$ to 2.7 V | 1.1 | - | - | 1.1 | - | - | V |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V | 1.3 | - | - | 1.3 | - | - | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ to 4.3 V | 1.4 | - | - | 1.4 | - | - | V |
| VIL | LOW-level input voltage | $\mathrm{V}_{C C}=1.4 \mathrm{~V}$ to 1.6 V | - | - | 0.3 | - | 0.3 | 0.3 | V |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ to 1.95 V | - | - | 0.4 | - | 0.4 | 0.3 | V |
|  |  | $\mathrm{V}_{C C}=2.3 \mathrm{~V}$ to 2.7 V | - | - | 0.4 | - | 0.4 | 0.4 | V |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V | - | - | 0.5 | - | 0.5 | 0.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ to 4.3 V | - | - | 0.6 | - | 0.6 | 0.6 | V |
| 1 | input leakage current | Sn and $\mathrm{E} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to 4.3 V ; $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 4.3 V | - | - | - | - | $\pm 0.5$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {S(OFF) }}$ | OFF-state leakage current | Yn ports; see Figure 5 |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 3.6 V | - | - | $\pm 5$ | - | $\pm 50$ | $\pm 500$ | nA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ to 4.3 V | - | - | $\pm 10$ | - | $\pm 50$ | $\pm 500$ | nA |
| $\mathrm{IS}_{\text {(ON })}$ | ON-state leakage current | $\begin{aligned} & \mathrm{Z} \text { port; } \mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V} \text { to } 3.6 \\ & \mathrm{~V} \text {; see Figure } 6 \end{aligned}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 3.6 V | - | - | $\pm 20$ | - | $\pm 200$ | $\pm 2000$ | nA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ to 4.3 V | - | - | $\pm 40$ | - | $\pm 200$ | $\pm 2000$ | nA |
| lcc | supply current | $\begin{aligned} & \mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \mathrm{V}_{\mathrm{SW}}= \\ & \text { GND or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | - | - | 100 | - | 500 | 5000 | nA |
|  |  | $\mathrm{V}_{C C}=4.3 \mathrm{~V}$ | - | - | 150 | - | 800 | 6000 | nA |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | additional supply current | $\mathrm{V}_{\mathrm{SW}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=4.3 \mathrm{~V}$ | - | 2.0 | 4.0 | - | 7 | 7 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=2.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | - | 0.35 | 0.7 | - | 1 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=1.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=4.3 \mathrm{~V}$ | - | 7.0 | 10.0 | - | 15 | 15 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=1.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | - | 2.5 | 4.0 | - | 5 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{I}}=1.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | - | 50 | 200 | - | 300 | 500 | nA |
| $\mathrm{C}_{1}$ | input capacitance | Sn and $\overline{\mathrm{E}}$ | - | 1.0 | - | - | - | - | pF |
| $\mathrm{C}_{\text {S(OFF) }}$ | OFF-state capacitance |  | - | 35 | - | - | - | - | pF |

Single low-ohmic 8-channel analog switch

| Symbol | Parameter | Conditions | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | $\begin{gathered} \text { Max } \\ \left(85^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{gathered} \text { Max } \\ \left(125^{\circ} \mathrm{C}\right) \end{gathered}$ |  |
| $\mathrm{C}_{\mathrm{S}(\mathrm{ON})}$ | ON-state capacitance |  | - | 350 | - | - | - | - | pF |

### 10.1 Test circuits


$\mathrm{V}_{\mathrm{I}}=0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ or 0.3 V .
Figure 5. Test circuit for measuring OFF-state leakage current

$\mathrm{V}_{\mathrm{I}}=0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ or 0.3 V .
Figure 6. Test circuit for measuring ON -state leakage current

### 10.2 ON resistance

Table 8. ON resistance ${ }^{[1]}$
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 8 to Figure 14.

| Symbol | Parameter | Conditions | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ ${ }^{[2]}$ | Max | Min | Max |  |
| $\mathrm{R}_{\mathrm{ON} \text { (peak) }}$ | ON resistance (peak) | $V_{1}=G N D \text { to } V_{C C} ; I_{S W}=100$ <br> mA; see Figure 7 |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ | - | 1.7 | 3.7 | - | 4.1 | $\Omega$ |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ | - | 1.0 | 1.6 | - | 1.7 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ | - | 0.6 | 0.8 | - | 0.9 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | - | 0.5 | 0.75 | - | 0.9 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.3 \mathrm{~V}$ | - | 0.5 | 0.75 | - | 0.9 | $\Omega$ |


| Symbol | Parameter | Conditions |  | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{[2]}$ | Max | Min | Max |  |
| $\Delta \mathrm{R}_{\mathrm{ON}}$ | ON resistance mismatch between channels | $\begin{aligned} & V_{1}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} ; \mathrm{I}_{\mathrm{SW}}=100 \\ & \mathrm{~mA} \end{aligned}$ | [3] |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V} ; \mathrm{V}_{\text {SW }}=0.4 \mathrm{~V}$ |  | - | 0.18 | 0.30 | - | 0.30 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} ; \mathrm{V}_{\mathrm{SW}}=0.5 \\ & \mathrm{~V} \end{aligned}$ |  | - | 0.18 | 0.20 | - | 0.30 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{SW}}=0.7 \mathrm{~V}$ |  | - | 0.07 | 0.10 | - | 0.13 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$; $\mathrm{V}_{\text {SW }}=0.8 \mathrm{~V}$ |  | - | 0.07 | 0.10 | - | 0.13 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.3 \mathrm{~V} ; \mathrm{V}_{\text {SW }}=0.8 \mathrm{~V}$ |  | - | 0.07 | 0.10 | - | 0.13 | $\Omega$ |
| $\mathrm{R}_{\mathrm{ON} \text { (flat) }}$ | ON resistance (flatness) | $\begin{aligned} & V_{1}=G N D \text { to } V_{C C} ; I_{S W}=100 \\ & \mathrm{~mA} \end{aligned}$ | [4] |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{C C}=1.4 \mathrm{~V}$ |  | - | 1.0 | 3.3 | - | 3.6 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | - | 0.5 | 1.2 | - | 1.3 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | - | 0.15 | 0.3 | - | 0.35 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | - | 0.13 | 0.3 | - | 0.35 | $\Omega$ |
|  |  | $\mathrm{V}_{C C}=4.3 \mathrm{~V}$ |  | - | 0.2 | 0.4 | - | 0.45 | $\Omega$ |

[1] For NX3L4051PW (TSSOP16 package), all ON resistance values are up to $0.05 \Omega$ higher.
[2] Typical values are measured at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
[3] Measured at identical $\mathrm{V}_{\mathrm{CC}}$, temperature and input voltage.
[4] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical $\mathrm{V}_{\mathrm{CC}}$ and temperature.

### 10.3 ON resistance test circuit and graphs




1. $\mathrm{T}_{\mathrm{amb}}=125^{\circ} \mathrm{C}$.
2. $\mathrm{T}_{\mathrm{amb}}=85^{\circ} \mathrm{C}$.
3. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
4. $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$.

Figure 9. ON resistance as a function of input voltage; $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V}$


1. $\mathrm{T}_{\mathrm{amb}}=125^{\circ} \mathrm{C}$.
2. $\mathrm{T}_{\mathrm{amb}}=85^{\circ} \mathrm{C}$.
3. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
4. $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$.

Figure 10. ON resistance as a function of input voltage; $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$


1. $\mathrm{T}_{\mathrm{amb}}=125^{\circ} \mathrm{C}$.
2. $\mathrm{T}_{\mathrm{amb}}=85^{\circ} \mathrm{C}$.
3. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
4. $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$.

Figure 11. ON resistance as a function of input voltage; $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$


1. $\mathrm{T}_{\mathrm{amb}}=125^{\circ} \mathrm{C}$.
2. $\mathrm{T}_{\mathrm{amb}}=85^{\circ} \mathrm{C}$.
3. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
4. $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$.

Figure 12. ON resistance as a function of input voltage; $V_{C C}=2.7 \mathrm{~V}$


1. $\mathrm{T}_{\mathrm{amb}}=125^{\circ} \mathrm{C}$.
2. $\mathrm{T}_{\mathrm{amb}}=85^{\circ} \mathrm{C}$.
3. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
4. $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$.

Figure 13. ON resistance as a function of input voltage; $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$


1. $\mathrm{T}_{\mathrm{amb}}=125^{\circ} \mathrm{C}$.
2. $\mathrm{T}_{\mathrm{amb}}=85^{\circ} \mathrm{C}$.
3. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
4. $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$.

Figure 14. ON resistance as a function of input voltage; $\mathrm{V}_{\mathrm{CC}}=4.3 \mathrm{~V}$

## 11 Dynamic characteristics

Table 9. Dynamic characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V ); for load circuit see Figure 17.

| Symbol | Parameter | Conditions |  | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{[1]}$ | Max | Min | $\begin{gathered} \operatorname{Max} \\ \left(85^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Max } \\ \left(125^{\circ} \mathrm{C}\right) \end{array}$ |  |
| $\mathrm{t}_{\text {en }}$ | enable time | E, Sn to Z or Yn ; see Figure 15 |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 1.6 V |  | - | 45 | 100 | - | 120 | 125 | ns |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 1.95 \\ & \mathrm{~V} \end{aligned}$ |  | - | 32 | 75 | - | 85 | 95 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | - | 21 | 50 | - | 55 | 60 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | - | 19 | 45 | - | 45 | 50 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ to 4.3 V |  | - | 19 | 45 | - | 45 | 50 | ns |
| $\mathrm{t}_{\text {dis }}$ | disable time | E, Sn to Z or Yn; see Figure 15 |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 1.6 V |  | - | 25 | 80 | - | 90 | 105 | ns |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 1.95 \\ & \mathrm{~V} \end{aligned}$ |  | - | 15 | 65 | - | 70 | 75 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | - | 9 | 30 | - | 35 | 40 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | - | 8 | 25 | - | 30 | 35 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ to 4.3 V |  | - | 8 | 25 | - | 30 | 35 | ns |
| $\mathrm{t}_{\mathrm{b}-\mathrm{m}}$ | break-before-make time | see Figure 16 | [2] |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 1.6 V |  | - | 19 | - | 9 | - | - | ns |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 1.95 \\ & \mathrm{~V} \end{aligned}$ |  | - | 17 | - | 7 | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | - | 12 | - | 4 | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | - | 10 | - | 3 | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ to 4.3 V |  | - | 9 | - | 2 | - | - | ns |

[1] Typical values are measured at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V}, 1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ and 4.3 V respectively.
[2] Break-before-make guaranteed by design.

### 11.1 Waveform and test circuits



Measurement points are given in Table 10
Logic level: $\mathrm{V}_{\mathrm{OH}}$ is typical output voltage level that occurs with the output load.
Figure 15. Enable and disable times

Table 10. Measurement points

| Supply voltage | Input | Output |
| :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{M}}$ | $\mathrm{V}_{\mathrm{X}}$ |
| 1.4 V to 4.3 V | $0.5 \mathrm{~V}_{\mathrm{CC}}$ | $0.9 \mathrm{~V}_{\mathrm{OH}}$ |


a. Test circuit

b. Input and output measurement points

Figure 16. Test circuit for measuring break-before-make timing


Test data is given in Table 11.
Definitions test circuit:
$\mathrm{R}_{\mathrm{L}}=$ Load resistance.
$C_{L}=$ Load capacitance including jig and probe capacitance.
$\mathrm{V}_{\mathrm{EXT}}=$ External voltage for measuring switching times.
$V_{1}$ may be connected to Sn or $\overline{\mathrm{E}}$.
Figure 17. Test circuit for measuring switching times

Table 11. Test data

| Supply voltage | Input |  | Load |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{l}}$ | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathbf{R}_{\mathrm{L}}$ |
| 1.4 V to 4.3 V | $\mathrm{~V}_{\mathrm{CC}}$ | $\leq 2.5 \mathrm{~ns}$ | 35 pF | $50 \Omega$ |

### 11.2 Additional dynamic characteristics

Table 12. Additional dynamic characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V ); $V_{l}=G N D$ or $V_{C C}$ (unless otherwise specified); $t_{r}=t_{f} \leq 2.5 \mathrm{~ns} ; T_{\text {amb }}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THD | total harmonic distortion | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=32 \Omega$; see Figure 18 | [1] |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=1 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ |  | - | 0.15 | - | \% |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=1.2 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ |  | - | 0.10 | - | \% |
|  |  | $\mathrm{V}_{C C}=2.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=1.5 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ |  | - | 0.02 | - | \% |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ |  | - | 0.02 | - | \% |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.3 \mathrm{~V} ; \mathrm{V}_{1}=2 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ |  | - | 0.02 | - | \% |
| $\mathrm{f}_{(-3 \mathrm{~dB})}$ | $-3 d B$ frequency response | $\mathrm{R}_{\mathrm{L}}=50 \Omega$; see Figure 19 | [1] |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 4.3 V |  | - | 15 | - | MHz |
| $\mathrm{a}_{\text {iso }}$ | isolation (OFF-state) | $\mathrm{f}_{\mathrm{i}}=100 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=50 \Omega$; see Figure 20 | [1] |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 4.3 V |  | - | -90 | - | dB |
| $\mathrm{V}_{\mathrm{ct}}$ | crosstalk voltage | between digital inputs and switch; $f_{i}=1 \mathrm{MHz} ; \mathrm{C}_{\mathrm{L}}=$ $50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=50 \Omega$; see Figure 21 |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 3.6 V |  | - | 0.2 | - | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ to 4.3 V |  | - | 0.3 | - | V |
| Xtalk | crosstalk | between switches; $f_{i}=100 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=50 \Omega$; see Figure 22 | [1] |  |  |  |  |


| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 4.3 V | - | -90 | - | dB |
| $\mathrm{Q}_{\text {inj }}$ | charge injection | $\begin{aligned} & f_{i}=1 \mathrm{MHz} ; \mathrm{C}_{\mathrm{L}}=0.1 \mathrm{nF} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega ; \mathrm{V}_{\text {gen }}=0 \mathrm{~V} ; \mathrm{R}_{\mathrm{gen}} \\ & =0 \Omega \text {; see Figure } 23 \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{V}_{C C}=1.5 \mathrm{~V}$ | - | 3 | - | pC |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | - | 4 | - | pC |
|  |  | $\mathrm{V}_{C C}=2.5 \mathrm{~V}$ | - | 6 | - | pC |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | - | 9 | - | pC |
|  |  | $\mathrm{V}_{C C}=4.3 \mathrm{~V}$ | - | 15 | - | pC |

[1] $f_{i}$ is biased at $0.5 \mathrm{~V}_{\mathrm{CC}}$.

### 11.3 Test circuits



Figure 18. Test circuit for measuring total harmonic distortion


Adjust $f_{i}$ voltage to obtain 0 dBm level at output. Increase $f_{i}$ frequency until $d B$ meter reads -3 dB .
Figure 19. Test circuit for measuring the frequency response when channel is in ON-state

Single low-ohmic 8-channel analog switch


Adjust $\mathrm{f}_{\mathrm{i}}$ voltage to obtain 0 dBm level at input.
Figure 20. Test circuit for measuring isolation (OFF-state)

a. Test circuit

b. Input and output pulse definitions

Figure 21. Test circuit for measuring crosstalk voltage between digital inputs and switch


Figure 22. Test circuit for measuring crosstalk between switches

a. Test circuit

b. Input and output pulse definitions

Definition: $Q_{i n j}=\Delta V_{O} \times C_{L}$.
$\Delta V_{\mathrm{O}}=$ output voltage variation.
$\mathrm{R}_{\mathrm{gen}}=$ generator resistance.
$\mathrm{V}_{\text {gen }}=$ generator voltage.
$\mathrm{V}_{1}$ may be connected to Sn or E .
Figure 23. Test circuit for measuring charge injection

## 12 Package outline


detail X


|  |  |  |  |  | sot1039-2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Outline version | References |  |  | European projection | Issue date |
|  | IEC | JEDEC | JEITA |  |  |
| SOT1039-2 | --- |  | --- | - (6) | $\begin{aligned} & \hline 11-03-30 \\ & 17-10-31 \end{aligned}$ |

Figure 24. Package outline SOT1039-2 (HXQFN16)


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(\mathbf{1})}$ | $\mathbf{E}^{(\mathbf{2})}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(\mathbf{1})}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.1 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 5.1 | 4.5 | 0.65 | 6.6 <br> 6.2 | 1 | 0.75 | 0.4 |  | 0.2 | 0.13 | 0.1 | 0.40 |
|  | 0.05 | 0.80 |  | 0.1 | $8^{\circ}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0.9 | 4.3 | 0.06 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0^{\circ}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
| SOT403-1 |  | MO-153 |  |  | $-99-12-27$ |  |

Figure 25. Package outline SOT403-1 (TSSOP16)

## 13 Abbreviations

Table 13. Abbreviations

| Acronym | Description |
| :--- | :--- |
| CDM | Charged Device Model |
| CMOS | Complementary Metal-Oxide Semiconductor |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| MM | Machine Model |
| PDA | Personal Digital Assistant |

## 14 Revision history

Table 14. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :---: | :---: | :---: | :---: | :---: |
| NX3L4051 v.5.1 | 20200930 | Product data sheet | - | NX3L4051 v. 5 |
| Modifications: | - Section 4: Added Section 4.1; NX3L4051HR, 115 replaced with NX3L4051HRZ |  |  |  |
| NX3L4051 v. 5 | 20120703 | Product data sheet | - | NX3L4051 v. 4 |
| Modifications: | - For type number NX3L4051HR the sot code has changed to SOT1039-2. |  |  |  |
| NX3L4051 v. 4 | 20111107 | Product data sheet | - | NX3L4051 v. 3 |
| Modifications: | - Legal pages updated. |  |  |  |
| NX3L4051 v. 3 | 20101222 | Product data sheet | - | NX3L4051 v. 2 |
| NX3L4051 v. 2 | 20100812 | Product data sheet | - | NX3L4051 v. 1 |
| NX3L4051 v. 1 | 20100415 | Product data sheet | - | - |

## 15 Legal information

### 15.1 Data sheet status

| Document status $^{[1][2]}$ | Product status ${ }^{[3]}$ | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product <br> development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 15.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products - Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements NXP Semiconductors accepts no liability for inclusion and/or use of nonautomotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for
such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations - A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## Tables

Tab. 1. Ordering information .....  2
Tab. 2. Ordering options .....  2
Tab. 3. Pin description .....  4
Tab. 4. Function table ..... 4
Tab. 5. Limiting values ..... 5
Tab. 6. Recommended operating conditions .....  5
Tab. 7. Static characteristics ..... 6
Tab. 8. ON resistance ..... 7
Tab. 9. Dynamic characteristics ..... 11
Tab. 10. Measurement points ..... 12
Tab. 11. Test data ..... 13
Tab. 12. Additional dynamic characteristics ..... 13
Tab. 13. Abbreviations ..... 19
Tab. 14. Revision history ..... 19

## Figures

Fig. 1. Logic symbol3
Fig. 2. Functional diagram .....  3
Fig. 3. Pin configuration SOT1039-2 (HXQFN16) .....  4
Fig. 4. Pin configuration SOT403-1 (TSSOP16) .....  4
Fig. 5. Test circuit for measuring OFF-state leakage current ..... 7
Fig. 6. Test circuit for measuring ON-state leakage current ..... 7
Fig. 7. Test circuit for measuring ON resistance ..... 9
Fig. 8. Typical ON resistance as a function of input voltage ..... 9
Fig. 9. ON resistance as a function of input voltage;$\mathrm{VCC}=1.5 \mathrm{~V}$9

Fig. 10. ON resistance as a function of input voltage; VCC = 1.8 V 9
Fig. 11. ON resistance as a function of input voltage; VCC = 2.5 V ..... 10
Fig. 12. ON resistance as a function of input voltage; VCC = 2.7 V ..... 10
Fig. 13. ON resistance as a function of input voltage; VCC = 3.3 V ..... 10
Fig. 14. ON resistance as a function of input voltage; $\mathrm{VCC}=4.3 \mathrm{~V}$ ..... 10
Fig. 15. Enable and disable times ..... 12
Fig. 16. Test circuit for measuring break-before- make timing ..... 12
Fig. 17. Test circuit for measuring switching times ..... 13
Fig. 18. Test circuit for measuring total harmonic distortion ..... 14
Fig. 19. Test circuit for measuring the frequency response when channel is in ON-state ..... 14
Fig. 20. Test circuit for measuring isolation (OFF- state) ..... 15
Fig. 21. Test circuit for measuring crosstalk voltage between digital inputs and switch ..... 15
Fig. 22. Test circuit for measuring crosstalk between switches ..... 15
Fig. 23. Test circuit for measuring charge injection ..... 16
Fig. 24. Package outline SOT1039-2 (HXQFN16) ..... 17
Fig. 25. Package outline SOT403-1 (TSSOP16) ..... 18

## Contents

1 General description ............................................... 1
2 Features and benefits ......................................... 1
3 Applications ........................................................ 2
4 Ordering information ......................................... 2
4.1 Ordering options ................................................ 2

5 Functional diagram ............................................ 3
6 Pinning information ............................................ 4
6.1 Pinning .............................................................. 4
6.2 Pin description .................................................. 4

7 Functional description ........................................ 4
8 Limiting values .................................................... 5
9 Recommended operating conditions ................ 5

## 10

10.1
10.2
10.3
.
11.3 Test circuits ..................................................... 14

12 Package outline ................................................ 17
13 Abbreviations .................................................... 19
14 Revision history ............................................... 19
15 Legal information .............................................. 20

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analogue Switch ICs category:
Click to view products by NXP manufacturer:
Other Similar products are found below :
FSA3051TMX NLAS4684FCTCG NLAS5223BLMNR2G NLX2G66DMUTCG 425541DB 425528R 099044FB NLAS5123MNR2G PI5A4157CEX NLAS4717EPFCT1G PI5A3167CCEX SLAS3158MNR2G PI5A392AQE PI5A4157ZUEX PI5A3166TAEX FSA634UCX XS3A1T3157GMX TC4066BP(N,F) DG302BDJ-E3 PI5A100QEX HV2605FG-G HV2301FG-G RS2117YUTQK10 RS2118YUTQK10 RS2227XUTQK10 ADG452BRZ-REEL7 MAX4066ESD+ MAX391CPE+ MAX4730EXT+T MAX314CPE+ BU4066BCFV-E2 MAX313CPE+ BU4S66G2-TR NLASB3157MTR2G TS3A4751PWR NLAST4599DFT2G NLAST4599DTT1G DG300BDJ-E3 DG2503DB-T2-GE1 TC4W53FU(TE12L,F) 74HC2G66DC. 125 DG3257DN-T1-GE4 ADG619BRMZ-REEL ADG1611BRUZ-REEL7 DG2535EDQ-T1-GE3 LTC201ACN\#PBF 74LV4066DB,118 ISL43410IUZ FSA2275AUMX DIO1500WL12

