Freescale Semiconductor

Data Sheet: Advance Information

Document Number: P1010EC

Rev. 4, 05/2014

P1010

P1010 QorlQ Integrated Processor Hardware Specifications



The following list provides an overview of the P1010 feature set:

- High-performance 32-bit Book E-enhanced core based on the Power Architecture technology:
 - 36-bit physical addressing
 - Double-precision floating-point support
 - 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache
 - 400- to 1000-MHz clock frequency
- 256-Kbyte L2 cache with ECC. Also configurable as SRAM and stashing memory
- Secure boot capability
- Three enhanced three-speed Ethernet controllers (eTSECs)
 - 10/100/1000 Mbps support
 - TCP/IP acceleration, quality of service, and classification capabilities
 - − IEEE Std 1588TM support
 - RGMII, SGMII
 - eTSEC1 supports both RGMII/SGMII interfaces and eTSEC2, eTSEC3 support SGMII interface
- High-speed interfaces supporting the following multiplexing options:
 - Two PCI Express 1.1 interfaces
 - Two SATA Revision 2.0 interfaces
 - Six lanes of high-speed serial interfaces to be shared between PCI Express, SATA, and SGMII
- High-speed USB controller (USB 2.0)
 - Host and device support
 - On-chip USB 2.0 high-speed PHY
 - Enhanced host controller interface (EHCI)
 - ULPI interface
- Enhanced secure digital host controller (SD/MMC)
- Enhanced serial peripheral interface (eSPI)
- Integrated security engine (ULE CAAM)
 - Protocol support includes DES, AES, RNG, CRC, MDE, PKE, SHA, and MD5.

- DDR3/DDR3L SDRAM memory controller supports 32-bit without ECC and 16-bit with ECC
- Programmable interrupt controller (PIC) compliant with OpenPIC standard
- One 4-channel DMA controller
- Two I²C interfaces
- Four UART interfaces
- Two FlexCAN (version 2.0b) interfaces
- Integrated Flash controller (IFC)
- TDM
- 16 general-purpose I/O signals
- Operating temperature (Ta T_j) range: 0–105° C (standard) and –40° C to 105° C (extended)
- 19 × 19 mm 425-ball wirebond TePBGA-1 package with 0.8 mm pitch

This document contains information on a new product. Specifications and information herein are subject to change without notice.






Table of Contents

1	Pin a	ssignments and reset states4		2.22	PCI Express 8
	1.1	Ball layout diagrams		2.23	Serial ATA (SATA)
	1.2	Pinout assignments11	3	Hardy	ware design considerations
2	Electi	rical characteristics		3.1	System clocking 8
	2.1	Overall DC electrical characteristics		3.2	Supply power default setting 9
	2.2	Power sequencing		3.3	Power supply design and sequencing 9
	2.3	Power-down Requirements27		3.4	Decoupling recommendations9
	2.4	Reset Initialization27		3.5	SerDes block power supply decoupling
	2.5	Power-on ramp rate28			recommendations 9
	2.6	Power characteristics		3.6	Connection recommendations9
	2.7	Input clocks		3.7	Pull-up and pull-down resistor requirements 9
	2.8	DDR3, and DDR3L SDRAM controller		3.8	Output buffer DC impedance 9
	2.9	eSPI		3.9	Configuration pin muxing9
	2.10	DUART42		3.10	JTAG configuration signals 9
	2.11	Ethernet: Enhanced Three-Speed Ethernet (eTSEC) .43		3.11	Guidelines for high-speed interface termination 9
	2.12	USB54		3.12	Thermal
	2.13	Integrated flash controller	4	Packa	age information
	2.14	Enhanced secure digital host controller (eSDHC)62		4.1	Package parameters for P101010
	2.15	Programmable Interrupt Controller (PIC)		4.2	Mechanical dimensions of P1010 WB-TePBGA 10
		specifications64	5	Secui	rity fuse processor
	2.16	JTAG	6	Order	ring information
	2.17	l ² C67		6.1	Part marking 10
	2.18	GPIO69	7	Produ	uct documentation
	2.19	FlexCAN	8	Revis	ion history
	2.20	TDM72			
	2.21	High-Speed Serial Interfaces (HSSI)74			

This figure shows the major functional units within the P1010.






Figure 1. P1010 block diagram


1.1 Ball layout diagrams




DETAIL A



DETAIL B



DETAIL C






Table 1: Signals color coding

Name	Color
DDR Signals	Dew
LVDD, SVDD, BVDD, S1VDD, X1VD, OVDD, GVDD, X2VDD, S2VDD	Cloud LT
VDD	Mist
AVDD	Yellow
VSS	Cork DK
IFC	Cyan
UDP, UDM	Green
POVDD	Red

Table 1: Signals color coding (continued)

Name	Color
SYSCLK, RTC	Dew
S1VSS, X1VSS	Cork DK
Serdes	Mist DK
TSEC1	Slate
NC	Yellow LT
SENSE	Moss DK
Ethernet Management	Blue
USB	Dew DK

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1: Signals color coding (continued)

Name	Color
IRQ	Mist DK
FlexCAN/DUART	Magenta
READY, SCAN, VUSB, IBIAS, FA	Orange
HRESET_B	Cork
TCK, TDD, TDI, TMS, TRST_B	Orange
MVREF	Yellow

1.2 Pinout assignments

This table provides the pinout listing for the P1010.

Table 1. P1010 pinout listing¹

Signal	Pin Number	Pin Type	Supply	Note
DDR Memory Cont	roller Interface			
MDQ_00	K4	Ю	GVDD	_
MDQ_01	M3	Ю	GVDD	_
MDQ_02	J4	Ю	GVDD	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note
MDQ_03	N4	Ю	GVDD	_
MDQ_04	K3	Ю	GVDD	_
MDQ_05	N3	Ю	GVDD	_
MDQ_06	G3	Ю	GVDD	_
MDQ_07	L3	Ю	GVDD	_
MDQ_08	H2	Ю	GVDD	_
MDQ_09	L1	Ю	GVDD	_
MDQ_10	G1	Ю	GVDD	_
MDQ_11	M2	Ю	GVDD	_
MDQ_12	H1	Ю	GVDD	_
MDQ_13	N1	Ю	GVDD	_
MDQ_14	J2	Ю	GVDD	_
MDQ_15	M1	Ю	GVDD	_
MDQ_16/MECC_0	R4	Ю	GVDD	_
MDQ_17/MECC_1	V4	Ю	GVDD	_
MDQ_18/MECC_2	R3	Ю	GVDD	_
MDQ_19/MECC_3	W4	Ю	GVDD	_
MDQ_20/MECC_4	T4	Ю	GVDD	_
MDQ_21/MECC_5	Y2	Ю	GVDD	_
MDQ_22/MECC_6	P3	Ю	GVDD	_
MDQ_23/MECC_7	V3	Ю	GVDD	_
MDQ_24	R2	Ю	GVDD	_
MDQ_25	V2	Ю	GVDD	_
MDQ_26	P1	Ю	GVDD	_
MDQ_27	W1	Ю	GVDD	_
MDQ_28	R1	Ю	GVDD	_
MDQ_29	Y1	Ю	GVDD	_
MDQ_30	P2	Ю	GVDD	_
MDQ_31	U2	Ю	GVDD	_
MDQS_0	H3	Ю	GVDD	_
MDQS_1	J1	Ю	GVDD	_
MDQS_2	Т3	Ю	GVDD	_
MDQS_3	T1	Ю	GVDD	_
MDQS_0_B	J3	Ю	GVDD	_

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note
MDQS_1_B	K1	Ю	GVDD	_
MDQS_2_B	U3	Ю	GVDD	_
MDQS_3_B	U1	Ю	GVDD	_
MDM_0	M4	0	GVDD	_
MDM_1	L2	0	GVDD	_
MDM_2	W3	0	GVDD	_
MDM_3	V1	0	GVDD	_
MA_00	D3	0	GVDD	_
MA_01	D7	0	GVDD	_
MA_02	B6	0	GVDD	_
MA_03	B3	0	GVDD	_
MA_04	A2	0	GVDD	_
MA_05	C7	0	GVDD	_
MA_06	A5	0	GVDD	_
MA_07	A3	0	GVDD	_
MA_08	C6	0	GVDD	_
MA_09	B5	0	GVDD	_
MA_10	D1	0	GVDD	_
MA_11	A4	0	GVDD	_
MA_12	D5	0	GVDD	_
MA_13	A6	0	GVDD	_
MA_14	C3	0	GVDD	_
MA_15	A7	0	GVDD	_
MBA_0	C4	0	GVDD	_
MBA_1	C5	0	GVDD	_
MBA_2	D4	0	GVDD	_
MCS_0_B	B1	0	GVDD	_
MCS_1_B	C2	0	GVDD	_
MCS_2_B	A8	0	GVDD	_
MCS_3_B	B8	0	GVDD	_
MRAS_B	F1	0	GVDD	_
MCAS_B	F2	0	GVDD	_
MWE_B	F4	0	GVDD	_
MCKE_0	E3	0	GVDD	6

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note
MCKE_1	C1	0	GVDD	6
МСК	G4	0	GVDD	_
MCK_B	F3	0	GVDD	_
MODT_0	E2	0	GVDD	_
MODT_1	E1	0	GVDD	_
MDIC_0	D8	Ю	GVDD	17
MDIC_1	C8	Ю	GVDD	18
Ether	rnet MI	•	1	•
EC_MDC/cfg_cpu_boot	AA6	0	LVDD	3
EC_MDIO	AC2	Ю	LVDD	_
eTSEC1/158	88/DMA/GPIO			l
TSEC1_TXD_0/1588_ALARM_OUT1/cfg_rom_loc[0]	AC5	0	LVDD	20
TSEC1_TXD_1/1588_ALARM_OUT2/cfg_rom_loc[1]	AC1	0	LVDD	20
TSEC1_TXD_2/1588_PULSE_OUT1/cfg_rom_loc[2]	AA5	0	LVDD	20
TSEC1_TXD_3/1588_PULSE_OUT2/cfg_rom_loc[3]	AA4	0	LVDD	20
TSEC1_TX_EN/cfg_svr	AC6	0	LVDD	3, 7
TSEC1_RXD_0/1588_TRIG_IN1	AC4	ı	LVDD	_
TSEC1_RXD_1/1588_TRIG_IN2/GPIO_12	AB4	Ю	LVDD	_
TSEC1_RXD_2/1588_CLK_IN	AB3	I	LVDD	_
TSEC1_RXD_3/1588_CLK_OUT	AC3	Ю	LVDD	_
TSEC1_RX_DV/DMA_DREQ_0_B/GPIO_13	AB6	Ю	LVDD	_
TSEC1_RX_CLK/DMA_DACK_0_B/GPIO_14	Y6	Ю	LVDD	_
TSEC1_GTX_CLK/DMA_DDONE_0_B	AA3	0	LVDD	7
TSEC1_GTX_CLK125/GPIO_15	Y5	Ю	LVDD	_
IFC/eSDHC/U	ISB ULPI/DMA	•		
IFC_AD_00/cfg_sys_pll_0	P21	Ю	BVDD	20
IFC_AD_01/cfg_sys_pll_1	R22	Ю	BVDD	20
IFC_AD_02/cfg_sys_pll_2	T23	Ю	BVDD	20
IFC_AD_03/cfg_core_pll_0	T22	Ю	BVDD	20
IFC_AD_04/cfg_core_pll_1	U23	Ю	BVDD	20
IFC_AD_05/cfg_core_pll_2	U22	Ю	BVDD	20
IFC_AD_06/cfg_core_speed	V23	Ю	BVDD	3
IFC_AD_07/cfg_ddr_pll_0	V22	Ю	BVDD	20

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note
IFC_AD_08/cfg_ddr_pll_1	R21	Ю	BVDD	20
IFC_AD_09/cfg_ifc_pb_0	R20	Ю	BVDD	3
IFC_AD_10/cfg_ifc_pb_1	T21	Ю	BVDD	3
IFC_AD_11/cfg_ifc_pb_2	T20	Ю	BVDD	3
IFC_AD_12/cfg_srds_refclk	U21	Ю	BVDD	3
IFC_AD_13/cfg_io_ports_0	V21	Ю	BVDD	3
IFC_AD_14/cfg_io_ports_1	V20	Ю	BVDD	3
IFC_AD_15/cfg_ifc_adm	W20	Ю	BVDD	3
IFC_ADDR_16/SDHC_CLK/USB_CLK/IFC_CS_2_B	W23	Ю	BVDD	8
IFC_ADDR_17/SDHC_CMD/USB_D_0/DMA_DREQ_1_B	W21	Ю	BVDD	_
IFC_ADDR_18/SDHC_DATA_0/USB_D_1/DMA_DACK_1_B	Y23	Ю	BVDD	_
IFC_ADDR_19/SDHC_DATA_1/USB_D_2/DMA_DDONE_1_B	Y22	Ю	BVDD	_
IFC_ADDR_20/SDHC_DATA_2/USB_D_3	AA23	Ю	BVDD	_
IFC_ADDR_21/SDHC_DATA_3/USB_D_4	Y21	Ю	BVDD	_
IFC_ADDR_22/SDHC_WP/USB_D_5	AB23	Ю	BVDD	_
IFC_ADDR_23/SDHC_CD/USB_D_6	AA22	Ю	BVDD	_
IFC_ADDR_24/USB_D_7	AC23	Ю	BVDD	_
IFC_AVD/cfg_dram_type	AC22	0	BVDD	3
IFC_CS_0_B	AA21	0	BVDD	_
IFC_CS_1_B	AB21	0	BVDD	_
IFC_WE_B/cfg_ifc_flash_mode	AC21	0	BVDD	3
IFC_CLE/cfg_host_agt_0	AA20	0	BVDD	3
IFC_OE_B/cfg_host_agt_1	AB20	0	BVDD	3
IFC_WP_B	AC20	0	BVDD	7
IFC_RB_B	Y19	I	BVDD	_
IFC_BCTL/cfg_boot_seq_0	AA19	0	BVDD	3
IFC_PAR_0/USB_STP	AC19	Ю	BVDD	7
IFC_PAR_1/cfg_plat_speed	AB18	Ю	BVDD	3
IFC_PERR_B/USB_DIR	AA18	1	BVDD	_
IFC_CLK_0	Y18	0	BVDD	_
IFC_CLK_1/USB_NXT/IFC_CS_3_B	AC18	Ю	BVDD	8
SPI/GF	PIO	ı		<u>I</u>
SPI_MOSI/GPIO_6	A16	Ю	OVDD	_
SPI_MISO/GPIO_7	B16	Ю	OVDD	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note
SPI_CLK/GPIO_8	C16	Ю	OVDD	_
SPI_CS0_B/GPIO_9	D16	Ю	OVDD	_
FlexCAN/DU	JART/TDM	•		
CAN1_TX/UART_SOUT_2/TDM_TX_DATA/cfg_boot_seq_1	A17	0	OVDD	3
CAN1_RX/UART_SIN_2/TDM_RX_DATA	D17	Ю	OVDD	_
CAN2_TX/UART_SOUT_3/TDM_TFS	A18	Ю	OVDD	_
CAN2_RX/UART_SIN_3/TDM_RFS	B18	Ю	OVDD	_
DUART/TD	DM/GPIO			l
UART_SOUT_0	C18	0	OVDD	7
UART_SIN_0	D18	I	OVDD	_
UART_CTS_0_B	A19	1	OVDD	_
UART_RTS_0_B/cfg_ifc_ecc_0	C19	0	OVDD	3
UART_SOUT_1/cfg_ifc_ecc_1	C20	0	OVDD	3
UART_SIN_1	E20	I	OVDD	_
UART_CTS_1_B/GPIO_10/TDM_TX_CLK/IRQ_10	A20	Ю	OVDD	_
UART_RTS_1_B/GPIO_11/IRQ_11/TDM_RX_CLK	D19	Ю	OVDD	_
120		•		•
IIC1_SDA	A21	Ю	OVDD	10
IIC1_SCL	B20	Ю	OVDD	10
IIC2_SDA	A22	Ю	OVDD	10
IIC2_SCL	C21	Ю	OVDD	10
Interru	ıpts			•
IRQ_0	F23	I	OVDD	_
IRQ_1	E21	1	OVDD	_
IRQ_2/TRIG_IN	F22	I	OVDD	_
IRQ_3/SRESET_B/TMP_DETECT	C23	I	OVDD	_
IRQ_OUT_B	D21	0	OVDD	10
GPI	0			
GPIO_0/IRQ_4/DRVVBUS/MDVAL	D23	Ю	OVDD	_
GPIO_1/IRQ_5/VBUSPWRFAULT/MSRCID_0	D22	Ю	OVDD	_
GPIO_2/IRQ_6/CKSTP_IN_B/MSRCID_1	A23	Ю	OVDD	_
GPIO_3/IRQ_7/CKSTP_OUT_B/MSRCID_2	B23	Ю	OVDD	9
GPIO_4/IRQ_8/MCP_B/MSRCID_3/CLK_OUT	B21	Ю	OVDD	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note
GPIO_5/IRQ_9/UDE_B/MSRCID_4	E22	Ю	OVDD	_
System Cor	ntrol/Power Management			
HRESET_B	E23	I	OVDD	_
HRESET_REQ_B/cfg_sb_dis	H23	0	OVDD	3
READY/TRIG_OUT/ASLEEP	F21	0	OVDD	7
	Clocking			•
SYSCLK	P23	I	OVDD	_
RTC	F20	I	OVDD	_
USBPHY_CLK	M20	I	OVDD	_
	IO_VSEL			·
BVDD_VSEL_0	G17	I	OVDD	_
BVDD_VSEL_1	H17	I	OVDD	_
	DFT	<u> </u>		I
SCAN_MODE_B	H21	I	OVDD	2
	JTAG			
тск	G21	I	OVDD	_
TDI	H22	I	OVDD	4
TDO	G23	0	OVDD	6
TMS	J22	I	OVDD	4
TRST_B	H20	I	OVDD	4
	Serdes1 (x4)			·
SD1_TX_3	AB15	0	XVDD	_
SD1_TX_2	Y14	0	XVDD	_
SD1_TX_1	Y10	0	XVDD	_
SD1_TX_0	AB9	0	XVDD	_
SD1_TX_3_B	AC15	0	XVDD	_
SD1_TX_2_B	AA14	0	XVDD	_
SD1_TX_1_B	AA10	0	XVDD	_
SD1_TX_0_B	AC9	0	XVDD	_
SD1_RX_3	Y16	I	XVDD	_
SD1_RX_2	AB13	I	XVDD	_
SD1_RX_1	AB11	ı	XVDD	_
SD1_RX_0	Y8	1	XVDD	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note
SD1_RX_3_B	AA16	I	XVDD	_
SD1_RX_2_B	AC13	ı	XVDD	_
SD1_RX_1_B	AC11	ı	XVDD	_
SD1_RX_0_B	AA8	ı	XVDD	_
SD1_REF_CLK	AA12	ı	XVDD	_
SD1_REF_CLK_B	Y12	ı	XVDD	_
SD1_IMP_CAL_TX	U14	I	XVDD	11
SD1_IMP_CAL_RX	U10	I	XVDD	12
SD1_PLL_TPA	U13	0	XVDD	_
SD1_PLL_TPD	U11	0	XVDD	_
Serdes	s2 (x2)	<u> </u>	1	
SD2_TX_1	C10	0	XVDD	_
SD2_TX_0	C14	0	XVDD	_
SD2_TX_1_B	D10	0	XVDD	_
SD2_TX_0_B	D14	0	XVDD	_
SD2_RX_1	A11	I	XVDD	_
SD2_RX_0	A13	I	XVDD	_
SD2_RX_1_B	B11	I	XVDD	_
SD2_RX_0_B	B13	ı	XVDD	_
SD2_REF_CLK	C12	I	XVDD	_
SD2_REF_CLK_B	D12	ı	XVDD	_
SD2_IMP_CAL_TX	G10	ı	XVDD	11
SD2_IMP_CAL_RX	G14	ı	XVDD	12
SD2_PLL_TPA	G11	0	XVDD	_
SD2_PLL_TPD	G13	0	XVDD	_
USB	PHY	l .	1	
VBUSCLMP	L21	Ю	USBV _{DD3_3}	_
IBIAS_REXT	M22	I	USBV _{DD3_3}	13
UDP	K23	Ю	USBV _{DD3_3}	_
UDM	L23	Ю	USBV _{DD3_3}	_
Ana	log	I		
MVREF	J7		GVDD/2	
SENSEVDD	AA2	_	_	5

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note
SENSEVSS	Y3	_	_	5
Ро	wer and Ground Pins			
AVDD_CORE	H9	_	_	_
AVDD_PLAT	P17	_	_	_
AVDD_DDR	N17	_	_	_
FA_VDD	N21	_	_	5
POVDD1	P22	_	_	16
POVDD2	N20	_	_	14
SD1_AVDD	U12	_	_	_
SD2_AVDD	G12	_	_	_
SD1_AVSS	T12	_	_	_
SD2_AVSS	H12	_	_	_
BVDD	T17,U16, U17,U20, AB19	T17,U16, U17,U20, AB19 —		_
GVDD	G7,G8,G9, H7,K7,L7,M7,N7,P7, R7,T7	_	_	_
LVDD	U7,U8,AB5	_	_	_
OVDD	C17,C22, D20,G20, J20	_	_	_
S1VDD	T13,Y7,Y13,AA11,AA17, AB7, AB10,AB12,AB14	_	_	_
S1VSS	Y11,Y17, AA7,AA13, AB17,AC10,AC12,AC14	_	_	_
S2VDD	A10,A12, C11,C15, H13	_	_	_
S2VSS	B10,B12, D11,D15	_	_	_
USBVDD1_0	L17,M17	_	_	19
USBVDD1_8	J21,K21	_	_	15
USBVDD3_3	K20,L20	_	_	_
USBVSS	J23,K22,L22,M21,M23	_	_	_
VDD	G15,G16,H8,H10,H11, H14,H15, H16, J8,J16,J17, K8,K16,K17,L8,L16,M8, M16,N8,N16,P8,P16,R8, R16,R17,T8,T9,T10,T14, T15,T16,U9,U15	_	_	_

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note		
VSS	A1,A9,B4, A15,B7,B17,B19,B22,D2, D6,E4,G2, G22,H4,J9, J10,J11,J12,J13,J14,J15, K2,K9,K10, K11,K12,K13,K14,K15,L4 ,L9,L10,L11, L12,L13,L14,L15,M9,M10 ,M11,M12, M13,M14, M15,N2,N9,N10,N11, N12,N13, N14,N15,P4,P9,P10,P11, P12,P13, P14,P15, P20,R9,R10,R11,R12, R13,R14, R15,R23,T2,U4,W2,W22, Y4,Y20,AB2,AB22,AC7, AC17			_		
X1VDD	T11,Y9,Y15,AB8,AB16	_	_	_		
X1VSS	AA9,AA15, AC8,AC16	_	_	_		
X2VDD	A14,B9,C9, C13	_	_	_		
X2VSS	B14,B15,D9,D13	_	_	_		
Not Connected						
NC	B2,N22, AA1, N23, AB1	_	_	_		

Table 1. P1010 pinout listing¹ (continued)

Signal	Pin Number	Pin Type	Supply	Note	
--------	------------	-------------	--------	------	--

Note:

- 1. All multiplexed signals are listed only once and do not re-occur. For example, IFC_ADDR[17]/SDHC_CMD/USB_D[1]/DMA_DREQ_B[1] is listed only once in the IFC section, and is not mentioned in the DMA section even though the pin also functions as DMA_DREQ_B[1].
- 2. These are test signals for factory use only and must be pulled up (with 100 Ω –1 k Ω) to OVDD for normal operation.
- 3. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-k pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pullup or active driver is needed.
- 4. These pins have weak internal pull-up P-FETs that are always enabled.
- 5. Treat these pins as no connects (NC).
- 6. This output is actively driven during reset rather than being three-stated during reset.
- 7. This pin must NOT be pulled down, by a resistor or the component it is connected to, during power-on reset.
- 8. If this pin is configured for chip select usage than it is recommend to have a weak pull-up resistor (2-10 K Ω) be placed on this pin to BVDD, to ensure no random chip select assertion due to possible noise and etc.
- 9. If this pin is configured for check stop usage than it will behave as an open drain signal.
- 10. This pin is an open drain signal.
- 11. This pin should be pulled down with 100Ω±1% resistor if used in autocalibration mode and should be tied to 1V if fixed calibration mode is used.
- 12. This pin should be pulled down with 200Ω±1% resistor if used in autocalibration mode and should be tied to 1V if fixed calibration mode is used.
- 13. For this pin the recommendations mentioned in Section 2.12.4, "IBIAS_REXT filter and Section 2.12.5, "Threshold detect increase must be followed.
- 14. This pin is used for fuse programming. Should be tied to Vss for normal operation (fuse read). See section Section 2.2, "Power sequencing" for more details.
- 15. This pin should be connected to Vss through $1\mu F$. No need to supply power to this pin. 1.8V output may be observed on this pin during normal working conditions.
- 16. Connect these pins to Vss.
- 17. This is a DDR drive strength calibration pin. This should be connected to V_{SS} through a 20 Ω (Full-strength mode) or 40 Ω (Half-strength mode) precision 1% resistor.
- 18. This is a DDR drive strength calibration pin. This should be connected to GV_{DD} through a 20Ω (Full-strength mode) or 40Ω (Half-strength mode) precision 1% resistor.
- 19. This pin and V_{DD} should be fed from the same source, with a filter circuit as described in Section 3.3.1, "PLL power supply filtering.
- 20. This pin is a reset configuration pin. During reset sequence this should be pulled-up or down as needed, to the corresponding power bank, with a weak pull-up/down resistor.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

2 Electrical characteristics

This section provides the AC and DC electrical specifications for the P1010. The P1010 is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 Overall DC electrical characteristics

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute maximum ratings

This table provides the absolute maximum ratings.

Table 2. Absolute maximum ratings¹

Characteristic	Symbol	Max Value	Unit	Note
Platform supply voltage	V _{DD}	-0.3 to 1.05	٧	_
PLL supply voltage	AV _{DD_CORE} AV _{DD_DDR} AV _{DD_PLAT} SD1_AV _{DD} SD2_AV _{DD}	-0.3 to 1.05	٧	7
Fuse programming supply	POV _{DD2}	-0.3 to 1.65	V	_
Core power supply for SerDes transceivers	S1V _{DD} S2V _{DD}	-0.3 to 1.05	V	_
Pad power supply for SerDes transceivers	X1V _{DD} X2V _{DD}	-0.3 to 1.05	V	_
USB PHY supply	USBV _{DD1_0} USBV _{DD3_3}	-0.3 to 1.05 -0.3 to 3.63	٧	_
DDR3/DDR3L DRAM I/O voltage	GV _{DD}	-0.3 to 1.65 -0.3 to 1.45	٧	_
Three-speed Ethernet I/O (eTSEC), MII management, GPIO_(12-15), DMA, 1588 voltage	LV _{DD}	-0.3 to 2.75	V	_
SPI, DUART, TDM, I ² C, FlexCAN, GPIO_(0-11) and JTAG I/O voltage	OV _{DD}	-0.3 to 3.63	V	_
IFC, eSDHC, USB-ULPI voltage	BV _{DD}	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 2. Absolute maximum ratings¹ (continued)

	Characteristic	Symbol	Max Value	Unit	Note
Input voltage	DDR3/DDR3L DRAM signals	MV _{IN}	-0.3 to (GV _{DD} + 0.3)	V	2, 6
	DDR3/DDR3L DRAM reference	MV _{REF}	-0.3 to $(GV_{DD}/2 + 0.3)$	V	_
	Three-speed Ethernet,1588, DMA, GPIO_(12-15), signals	LV _{IN}	-0.3 to (LV _{DD} + 0.3)	V	3, 6
	IFC, USB, eSDHC signals	BV _{IN}	-0.3 to (BV _{DD} + 0.3)	_	4
	DUART, SYSCLK, system control and power management, I ² C, eSPI, clocking, I/O voltage select, GPIO_(0-11)and JTAG I/O voltage	OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	5, 6
	Serdes signals	XV _{IN}	-0.3 to (XV _{DD} + 0.3)	V	
Storage tempera	ture range	T _{STG}	-55 to 150	°C	_

Note:

- 1. Functional operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution: LVIN must not exceed LVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. Caution: BVIN must not exceed BVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 6. (X,B,G,L,O)VIN and MV_{RFF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- AV_{DD} is measured at the input to the filter and not at the pin of the device. The filter circuit is provided in Section 3.3.1, "PLL power supply filtering.

2.1.2 Recommended operating conditions

This table provides the recommended operating conditions for this device. Note that the values in Table 3 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Table 3. Recommended operating conditions⁴

Characteristic	Symbol	Recommended Value	Unit	Note
Platform supply voltage	V _{DD}	1 ± 50 mV	V	_
PLL supply voltage	AV _{DD_CORE} AV _{DD_DDR} AV _{DD_PLAT} SD1_AV _{DD} SD2_AV _{DD}	1 ± 50 mV	V	_
Fuse supply voltage	POV _{DD2}	1.5 V ± 75 mV	V	_
Core power supply for SerDes transceivers	S1V _{DD} S2V _{DD}	1 ± 50 mV	V	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 3. Recommended operating conditions⁴

	Characteristic	Symbol	Recommended Value	Unit	Note
Pad power sup	pply for SerDes transceivers and PCI Express	X1V _{DD} X2V _{DD}	1 ± 50 mV	V	
USB PHY supp	oly	USBV _{DD1_0} USBV _{DD3_3}	1 ± 50 mV 3.3 V ± 165 mV	V	_
DDR3 DRAM I	/O voltage	GV _{DD}	1.5 V ± 75 mV	_	_
DDR3L DRAM	I/O voltage	GV _{DD}	1.35 V +100mV / -67mV	_	_
Three-speed E DMA, 1588 vol	thernet I/O (eTSEC), MII management, GPIO_(12-15), tage	LV _{DD}	2.5 V ± 125 mV	V	_
DUART, syster and JTAG I/O	m control and power management, I ² C, GPIO_(0-11), voltage	OV _{DD}	3.3 V ± 165 mV	V	
Integrated Flas	sh Controller I/O	BV _{DD}	3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV	V	1
Input voltage	DDR3/DDR3L DRAM signals	MV _{IN}	GND to GV _{DD}	V	_
	DDR3/DDR3L DRAM reference	MV _{REF}	GND to GV _{DD} /2	V	_
	Three-speed Ethernet,1588, DMA, GPIO_(12-15), signals	LV _{IN}	GND to LV _{DD}	V	3
	IFC, USB, eSDHC signals	BV _{IN}	GND to BV _{DD}	V	3
	DUART, SYSCLK, system control and power management, I ² C, eSPI, GPIO_(0-11) and JTAG signals	OV _{IN}	GND to OV _{DD}	V	3
	Serdes signals	XV _{IN}	GND to X1V _{DD}	V	3
Operating Temperature	Standard Temperature Range	TA/TJ	TA=0 (min) to TJ=105 (max)	°C	_
range	Extended Temperature Range	TA/TJ	Ta=-40 (min) to TJ=105 (max)	°C	_
	Secure Boot Fuse Programming	TA/TJ	TA=0 (min) to TJ=70 (max)	°C	2

Note:

- 1. $BV_{DD} = 3.3 \text{ V}$ or 1.8 V is selected for USB, all other signals associated with BV_{DD} must meet all V_{IH} requirements associated with external device inputs.
- POV_{DD} must be supplied 1.5 V and the P1010 must operate in the specified fuse programming temperature range only during secure boot fuse programming. For all other operating conditions, POV_{DD} must be tied to GND, subject to the power sequencing constraints shown in Section 2.2, "Power sequencing."
- 3. $(L,X,B,O,G)V_{IN}$ may overshoot (for V_{IH}) or undershoot (for V_{IL}) to the voltages and maximum duration shown in Figure 2.
- 4. Power should be applied to all power pins even if the corresponding interface is not used.

This figure shows the undershoot and overshoot voltages at the interfaces of the P1010.

NOTE

 $1.\ t_{\text{CLOCK}}$ refers to the clock period associated with the respective interface:

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

- For I^2C and JTAG, t_{CLOCK} references SYSCLK.
- For DDR, t_{CLOCK} references MCLK.
- For eTSEC, t_{CLOCK} references EC_GTX_CLK125.
- For IFC, t_{CLOCK} references IFC_CLK.
- For SERDES, t_{CLOCK} references SDx_REF_CLK.




Figure 2. Overshoot/Undershoot voltage for BV_{IN}/MV_{IN}/LV_{IN}/OV_{IN}/XV_{IN}

The core voltage must always be provided at nominal 1V (see Table 3 for actual recommended core voltage). Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage. BV_{DD}, OV_{DD} and LV_{DD}-based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR3 SDRAM interface uses a differential receiver referenced the externally supplied MV_{REF} signal (nominally set to $GV_{DD}/2$). The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

Output driver characteristics 2.1.3

This table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Output Impedance (Ω)	Supply Voltage	Note
IFC, GPIO, USB, eSDHC	45 45 45	$BV_{DD} = 3.3 \text{ V}$ $BV_{DD} = 2.5 \text{ V}$ $BV_{DD} = 1.8 \text{ V}$	_
DDR3 signal (Programmable)	20 (full strength) 40 (half strength)	$GV_{DD} = 1.5 \text{ V DDR3}$ $GV_{DD} = 1.35 \text{ V DDR3L}$	1
TSEC signals	45	LV _{DD} = 2.5V	_
DUART, system control, JTAG, SPI	45	OV _{DD} = 3.3 V	_
I ² C	45	OV _{DD} = 3.3 V	_

Table 4. Output drive capability

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 4. Output drive capability (continued)

Driver Type	Output Impedance (Ω)	Supply Voltage	Note
-------------	-------------------------------	----------------	------

Note:

1. The drive strength of the DDR3 interface in half-strength mode is at $T_i = 105^{\circ}C$ and at GV_{DD} (min).

2.2 Power sequencing

The P1010 requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power up:

- 1. V_{DD} , AV_{DD_CORE} , AV_{DD_DDR} , AV_{DD_PLAT} , $SD1_AV_{DD}$, $SD2_AV_{DD}$, $S1V_{DD}$, $S2V_{DD}$, $X1V_{DD}$, $X2V_{DD}$, BV_{DD} , LV_{DD} , OV_{DD} .
- 2. USBV_{DD3 3}, GV_{DD}.
- 3. For secure boot fuse programming: After deassertion of HRESET, drive POV_{DD} = 1.5 V after a required minimum delay per Table 5. After fuse programming is completed, it is required to return POV_{DD} = GND before the system is power cycled (HRESET assertion) or powered down (V_{DD} ramp down) per the required timing specified in Table 5. See Section 5, "Security fuse processor," for additional details.

WARNING

Only one secure boot fuse programming event is permitted per lifetime of a device.

No activity other than that required for secure boot fuse programming is permitted while POV_{DD} driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while $POV_{DD} = GND$.

This figure provides the POV_{DD} timing diagram.

NOTE

POVDD must be stable at 1.5 V prior to initiating fuse programming.




Figure 3. POV_{DD} timing diagram

This table provides information on the power-down and power-up sequence parameters for POV_{DD} .

Table 5. POV_{DD} timing ⁵

Driver Type	Min	Max	Unit	Note
tpovdd_delay	1500	_	t _{SYSCLK}	1
t _{POVDD_PROG}	0	_	μs	2
t _{POVDD_VDD}	0	_	μS	3

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 5. POV_{DD} timing ⁵

Driver Type	Min	Max	Unit	Note
t _{POVDD_RST}	0	_	μs	4

Note:

- Delay required from the deassertion of HRESET to driving POV_{DD} ramp up. Delay measured from HRESET deassertion at 90% OV_{DD} to 10% POV_{DD} ramp up.
- Delay required from fuse programming finished to POV_{DD} ramp down start. Fuse programming must complete while POV_{DD} is stable at 1.5 V. No activity other than that required for secure boot fuse programming is permitted while POV_{DD} is driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse block may only occur while POV_{DD} = GND. After fuse programming is completed, it is required to return POV_{DD} = GND.
- Delay required from POV_{DD} ramp down complete to V_{DD} ramp down start. POV_{DD} must be grounded to minimum 10% POV_{DD} before V_{DD} is at 90% V_{DD}.
- 4. Delay required from POV_{DD} ramp down complete to HRESET assertion. POV_{DD} must be grounded to minimum 10% POV_{DD} before HRESET assertion reaches 90% OV_{DD}.
- 5. Only two secure boot fuse programming events are permitted per lifetime of a device.

All supplies must be at their stable values within 50 ms from the start of first supply.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

In order to guarantee MCKE low during power-up, the above sequencing for GV_{DD} is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-up, then the sequencing for GV_{DD} is not required.

NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

2.3 Power-down Requirements

The power-down cycle must complete such that power supply values are below 0.4 V before a new power-up cycle can be started.

2.4 Reset Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements. This table provides the RESET initialization AC timing specifications.

Table 6. RESET initialization timing specifications

Parameter	Min	Max	Unit	Note
Required assertion time of HRESET	600	_	μS	1, 2, 5
Minimum assertion time of TRESET simultaneous to HRESET assertion	25		ns	3
Maximum rise/fall time of HRESET	_	1	t _{SYSCLK}	_
Minimum assertion time for SRESET	3	_	t _{SYSCLK}	4
PLL input setup time with stable SYSCLK before HRESET negation	25	_	μS	_

Table 6. RESET initialization timing specifications

Parameter	Min	Max	Unit	Note
Input setup time for POR configurations (other than PLL configuration) with respect to negation of HRESET	4		t _{SYSCLK}	4
Input hold time for all POR configurations (including PLL configuration) with respect to negation of HRESET	2		t _{SYSCLK}	4
Maximum valid-to-high impedance time for actively driven POR configurations with respect to negation of HRESET	_	5	t _{SYSCLK}	4

Note:

- 1. There may be some extra current leakage when driving signals high during this time.
- 2. Reset assertion timing requirements for DDR3 DRAMs may differ.
- 3. TRST is an asynchronous level sensitive signal. For guidance on how this requirement can be met, refer to the JTAG signal termination guidelines in Section 3.10.1, "Termination of unused signals."
- 4. SYSCLK is the primary clock input for the P1010.
- 5. Reset initialization should start only after all power supplies are stable.

This table provides the PLL lock times.

Table 7. PLL lock times

Parameter	Min	Max	Unit	Note
PLL lock times	_	100	μS	_

2.5 Power-on ramp rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum Power-On Ramp Rate is required to avoid falsely triggering the ESD circuitry. This table provides the power supply ramp rate specifications.

Table 8. Power supply ramp rate

Parameter	Min	Max	Unit	Note
Required ramp rate for all voltage supplies (including $OV_{DD}/GV_{DD}/BV_{DD}/SV_{DD}/LV_{DD}$, All V_{DD} supplies, MV_{REF} and all AV_{DD} supplies except $USBV_{DD3_3}$.)	_	36000	Volts/Sec	1,3
Required ramp rate for USBV _{DD3_3}	_	3300	Volts/Sec	2

Note:

- 1. Ramp rate is specified as a linear ramp from 10 to 90%. If non-linear (for example, exponential), the maximum rate of change from 200 to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.
- 2. Ramp rate is specified as a linear ramp from 10 to 90%.
- 3. Over full recommended operating temperature range. See Table 3.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

2.6 Power characteristics

This table shows the power dissipations of the V_{DD} supply for various operating core complex bus clock (CCB_clk) frequencies versus the core and DDR clock frequencies. Note that these numbers are based on design estimates only and are preliminary. More accurate power numbers will be available after the measurement on the silicon is complete.

Core **CCB DDR** Junction Core¹ Power **Power** V_{DD} Core SVDD Frequency Frequency **Data Rate Temperature** Note Mode (V) (W) Power (W) (MHz) (MHz) (MHz) (°C) Typical 65 1.04 0.20 2, 3 533 266 667 1.0 1.97 0.20 Thermal 105 5, 7 Maximum 105 2.17 0.20 4, 6, 7 Typical 65 1.08 0.20 2, 3 667 333 667 1.0 Thermal 105 2.06 0.20 5, 7 Maximum 105 2.27 0.20 4, 6, 7 Typical 65 1.13 0.20 2, 3 800 1.0 800 400 Thermal 105 0.20 2.15 5, 7 Maximum 105 2.37 0.20 4, 6, 7 **Typical** 65 1.63 0.20 2, 3 800 1000 400 1.0 Thermal 105 3.09 0.20 5, 7 105 0.20 Maximum 3.18 4, 6, 7

Table 9. P1010 power dissipation

Note:

- 1. Combined power of all 1 volt supplies except SVDD with DDR controller/s and all SerDes banks active. Does not include I/O power.
- 2. Typical power assumes that Dhrystone is running with an activity factor of 90% and executing DMA on the platform with 90% activity factor.
- 3. Typical power based on nominal processed device.
- 4. Maximum power assumes that Dhrystone is running with an activity factor of 100% and executing DMA on the platform at 100% activity factor.
- 5. Thermal power assumes a Dhrystone activity factor of 90% and executing DMA on the platform at 90% activity factor.
- 6. Maximum power provided for power supply design sizing.
- 7. Thermal and maximum power are based on worst case processed device.

2.6.1 I/O DC power supply recommendation

This table provides estimated I/O power numbers for each block: DDR, PCI Express, eLBC, eTSEC, SGMII, eSDHC, USB, eSPI, DUART, I2C and GPIO.

Interface **Parameter Symbol** Max Unit Note Typical DDR3 (32 bit) 667 MHz data rate GV_{DD} (1.5 V) 0.63 0.82 W 1, 2, 6 800 MHz data rate GV_{DD} (1.5 V) 0.76 0.98 W 1, 2, 6

Table 10. I/O power supply estimated values

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 10. I/O power supply estimated values (continued)

Interface	Parameter	Symbol	Typical	Max	Unit	Note
DDR3	667 MHz data rate	GV _{DD} (1.5 V)	0.40	0.45	W	1, 2, 6
(16 bit, w/ ECC)	800 MHz data rate	GV _{DD} (1.5 V)	0.40	0.45	W	1, 2, 6
DDR3L (32 bit)	667 MHz data rate	GV _{DD} (1.35 V)	0.55	0.70	W	1,2
	800 MHz data rate	GV _{DD} (1.35 V)	0.65	0.80	W	1,2
DDR3L	667 MHz data rate	GV _{DD} (1.35 V)	0.35	0.40	W	1,2
(16 bit, w/ ECC)	800 MHz data rate	GV _{DD} (1.35 V)	0.35	0.40	W	1,2
PCI Express	×1, 2.5 G-baud	XVDD (1.0 V)	0.02	0.02	W	1
SGMII	×1, 1.25G-baud	XVDD (1.0 V)	0.014	0.014	W	1
SATA	3.0G-baud	XVDD (1.0 V)	0.022	0.022	W	1
IFC	16-bit, 100MHz	BV _{DD} (1.8 V)	0.017	0.025	W	1,3,7
		BV _{DD} (2.5 V)	0.03	0.038	W	1,3,7
		BV _{DD} (3.3 V)	0.047	0.063	W	1,3,7
RGMII	_	LV _{DD} (2.5 V)	0.075	0.1	W	1,3,4,7
eSDHC	_	BV _{DD} (1.8 V)	0.0042	0.0053	W	1,3,7
	_	BV _{DD} (3.3 V)	0.014	0.0175	W	1,3
USB (ULPI)	_	BV _{DD} (1.8 V)	0.004	0.004	W	1,3
	_	BV _{DD} (2.5 V)	0.008	0.008	W	1,3
	_	BV _{DD} (3.3 V)	0.012	0.012	W	1,3
USB (PHY)	_	USBVDD3_3 (3.3V)	0.15	0.15	W	1,3,7
eSPI	_	OV _{DD} (1.8 V)	0.01	0.0125	W	1,3,7
I ² C	_	OV _{DD} (3.3 V)	0.002	0.002	W	1,3
DUART	_	OV _{DD} (3.3 V)	0.006	0.008	W	1,3,7
TDM	_	OVDD (3.3 V)	0.004	0.005	W	1,3,7
IEEE1588	_	LV _{DD} (2.5 V)	0.004	0.005	W	1,3,7
GPIO	x8	OV _{DD} (3.3 V)	0.009	0.011	W	1,3,5,7
	x8	LV _{DD} (2.5 V)	0.007	0.009	W	1,3,5,7
CAN	_	OV _{DD} (3.3 V)	0.01	0.0125	W	1,3
POV _{DD}	For fuse burning	POV _{DD} (1.5V)	0.045	0.045	W	1

Table 10. I/O power supply estimated values (continued)

Interface	Parameter	Symbol	Typical	Max	Unit	Note

Note:

- 1. The typical values are estimates based on simulations at 65°C junction temperature.
- 2. Typical DDR power numbers are based on one rank DIMM with 40% utilization.
- 3. Assuming 15pF total capacitance load per pin.
- 4. The current values are per each eTSEC used.
- 5. GPIO are supported on OVDD and LVDD power rails.
- 6. Maximum DDR power numbers are based on two ranks DIMM with 75% utilization.
- 7. The maximum values are estimated and they are based on simulations at 105°C junction temperature.

2.7 Input clocks

2.7.1 System clock specifications

This table provides the system clock (SYSCLK) 3.3 V DC specifications.

Table 11. SYSCLK DC electrical characteristics

At recommended operating conditions with OVDD = $3.3 \text{ V} \pm 165 \text{ mV}$

Parameter	Symbol	Min	Typical	Max	Unit	Note
Input high voltage	V _{IH}	2.0	_	_	V	1
Input low voltage	V _{IL}	_	_	0.8	V	1
Input capacitance	C _{IN}	_	7	15	pf	_
Input current (V _{IN} = 0 V or V _{IN} = V _{DD)}	I _{IN}	_	_	±50	μΑ	2

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 3.

This table provides the system clock (SYSCLK) AC timing specifications.

Table 12. SYSCLK AC timing specifications

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
SYSCLK frequency	f _{SYSCLK}	64	_	100	MHz	1, 2
SYSCLK cycle time	t _{SYSCLK}	10	_	15.6	ns	1, 2
SYSCLK duty cycle	t _{KHK} / t _{SYSCLK}	40	_	60	%	2
SYSCLK slew rate	_	1	_	4	V/ns	3
SYSCLK peak period jitter	_	_	_	± 150	ps	_
SYSCLK jitter phase noise at -56 dBc	_	_	_	500	kHz	4
AC Input Swing Limits at 3.3 V OV _{DD}	ΔV_{AC}	1.9	_	_	V	_

Table 12. SYSCLK AC timing specifications (continued)

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
---------------------	--------	-----	-----	-----	------	------

Note:

- Caution: The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequency does not exceed their respective maximum or minimum operating frequencies.
- 2. Measured at the rising edge and/or the falling edge at OV_{DD}/2.
- 3. Slew rate as measured from $\pm 0.3 \Delta V_{AC}$ at the center of peak to peak voltage at clock input.
- 4. Phase noise is calculated as FFT of TIE jitter.

2.7.2 Spread spectrum sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter in order to diffuse the EMI spectral content. The jitter specification given in Table 13 considers short-term (cycle-to-cycle) jitter only. The clock generator's cycle-to-cycle output jitter should meet the P1010 input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns. The P1010 is compatible with spread spectrum sources if the recommendations listed in Table 13 are observed.

Table 13. Spread spectrum clock source recommendations

At recommended operating conditions. See Table 3.

Parameter	Min	Max	Unit	Note
Frequency modulation	_	60	kHz	_
Frequency spread	_	1.0	%	1, 2

Note:

- 1. SYSCLK frequencies resulting from frequency spreading, and the resulting core and VCO frequencies, must meet the minimum and maximum specifications given in Table 81.
- 2. Maximum spread spectrum frequency may not result in exceeding any maximum operating frequency of the device

CAUTION

The processor's minimum and maximum SYSCLK, core, and VCO frequencies must not be exceeded, regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated e500 core frequency should avoid violating the stated limits by using down-spreading only.

2.7.3 Real time clock specifications

The RTC input is sampled by the platform clock (CCB clock). The output of the sampling latch is then used as an input to the counters of the PIC and the TimeBase unit of the e500. There is no jitter specification. The minimum pulse width of the RTC signal should be greater than 2x the period of the CCB clock; that is, minimum clock high time is $2 \times t_{CCB}$, and minimum clock low time is $2 \times t_{CCB}$. There is no minimum RTC frequency; RTC may be grounded, if not needed.

2.7.4 eTSEC gigabit reference clock specifications

This table lists the eTSEC gigabit reference clock (TSEC1_GTX_CLK125) DC electrical characteristics for the P1010.

33

Table 14. eTSEC gigabit reference clock DC electrical characteristics

Parameter	Symbol	Min	Max	Unit	Note
High-level input voltage	V _{IH}	1.7	_	V	1
Low-level input voltage	V _{IL}	_	0.8	V	1
Input current ($V_{IN} = 0 \text{ V or } V_{IN} = V_{DD}$)	I _{IN}	1	±40	μΑ	2

Note:

- 1. The max V_{IH} , and min V_{IL} values can be found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 3.

This table provides the eTSEC gigabit reference clocks (EC_GTX_CLK125) AC timing specifications for the P1010.

Table 15. EC_GTX_CLK125 AC timing specifications

At recommended operating conditions with $LV_{DD} = 2.5 \pm 0.125$ mV

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Note
EC_GTX_CLK125 frequency	t _{G125}	_	125	_	MHz	_
EC_GTX_CLK125 cycle time	t _{G125}	_	8	_	ns	_
EC_GTX_CLK rise and fall time LV _{DD} = 2.5 V	^t G125R ^{/t} G125F	_	_	0.75	ns	1
EC_GTX_CLK125 duty cycle 1000Base-T for RGMII	t _{G125H} /t _{G125}	47	_	53	%	2
EC_GTX_CLK125 jitter	_	_	_	±150	ps	2

Note:

- 1. Rise and fall times for EC_GTX_CLK125 are measured from 0.5 and 2.0 V for LV_{DD} = 2.5 V and from 0.6.
- 2. EC_GTX_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. The EC_GTX_CLK125 duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle generated by the eTSEC GTX_CLK. See Section 2.11.1.2, "RGMII AC timing specifications," for the duty cycle for 10Base-T and 100Base-T reference clock.

2.7.5 Other input clocks

A description of the overall clocking of this device is available in the *P1010 QorIQ Integrated Processor Reference Manual*, in the form of a clock subsystem block diagram. For information about the input clock requirements of other functional blocks such as SerDes, Ethernet Management, eSDHC, and IFC, see the specific interface section.

2.8 DDR3, and DDR3L SDRAM controller

This section describes the DC and AC electrical specifications for the DDR3, and DDR3L SDRAM controller interface. Note that the required GV_{DD}(typ) voltage is 1.5 V, and 1.35 V when interfacing to DDR3, or DDR3L SDRAMrespectively.

2.8.1 DDR3, and DDR3L SDRAM interface DC electrical characteristics

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3 SDRAM.

Table 16. DDR3 SDRAM interface DC electrical characteristics

At recommended operating condition with $GV_{DD} = 1.5 V^{1}$

Parameter	Symbol Min		Max	Unit	Note
I/O reference voltage	MVREF <i>n</i>	$0.49 \times \text{GV}_{\text{DD}}$	0.51 × GV _{DD}	V	2, 3, 4
Input high voltage	V _{IH}	MVREF <i>n</i> + 0.100	GV _{DD}	V	5
Input low voltage	V _{IL}	GND	MVREF <i>n</i> - 0.100	V	5
I/O leakage current	l _{OZ}	-50	50	μΑ	6

Note:

- GV_{DD} is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- MVREFn is expected to be equal to 0.5 × GV_{DD} and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak
 noise on MVREFn may not exceed ±1% of the DC value.
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MVREF*n* with a min value of MVREF*n* 0.04 and a max value of MVREF*n* + 0.04. V_{TT} should track variations in the DC level of MVREF*n*.
- 4. The voltage regulator for MVREFn must meet the specification states in Table 19.
- 5. Input capacitance load for DQ, DQS, and DQS are available in the IBIS models.
- 6. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3L SDRAM.

Table 17. DDR3L SDRAM interface DC electrical characteristics

At recommended operating condition with $GV_{DD} = 1.35 \text{ V}^1$

Parameter	Symbol	Min	Max	Unit	Note
I/O reference voltage	MVREF <i>n</i>	0.49 × GV _{DD}	0.51 × GV _{DD}	V	2, 3, 4
Input high voltage	V _{IH}	MVREF <i>n</i> + 0.09	GV _{DD}	V	5
Input low voltage	V _{IL}	GND	MVREF <i>n</i> - 0.09	V	5
Output high current (V _{OUT} = 0.641V)	I _{OH}	_	-23.3	mA	6, 7
Output low current (V _{OUT} = 0.641 V)	I _{OL}	23.3	_	mA	6, 7
I/O leakage current	l _{OZ}	– 50	50	μΑ	8

35

Table 17. DDR3L SDRAM interface DC electrical characteristics (continued)

At recommended operating condition with $GV_{DD} = 1.35 \text{ V}^1$

Parameter	Symbol	Min	Max	Unit	Note
-----------	--------	-----	-----	------	------

Note:

- GV_{DD} is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- 2. MVREFn is expected to be equal to $0.5 \times GV_{DD}$ and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MVREFn may not exceed the MVREFn DC level by more than $\pm 1\%$ of GV_{DD} (i.e. ± 13.5 mV).
- V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be
 equal to MVREFn with a min value of MVREFn 0.04 and a max value of MVREFn + 0.04. V_{TT} should track variations in
 the DC level of MVREFn.
- 4. The voltage regulator for MVREFn must meet the specification states in Table 19.
- 5. Input capacitance load for DQ, DQS, and DQS are available in the IBIS models.
- 6. IOH and IOL are measured at GVDD = 1.282 V
- 7. See the IBIS model for the complete output IV curve characteristics.
- 8. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

This table provides the DDR controller interface capacitance for DDR3.

Table 18. DDR3 SDRAM capacitance

At recommended operating conditions with GV $_{DD}$ of 1.5 V \pm 5% for DDR3 or 1.35 V \pm 5% for DDR3L

Parameter	Symbol	Min	Max	Unit	Note
Input/output capacitance: DQ, DQS, DQS	C _{IO}	6	8	pF	_
Delta input/output capacitance: DQ, DQS, DQS	C _{DIO}	_	0.5	pF	_

This table provides the current draw characteristics for MVREFn.

Table 19. Current draw characteristics for MVREFn

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Current draw for DDR3 SDRAM for MVREFn	I _{MVREF} n	_	1250	μΑ	_
Current draw for DDR3L SDRAM for MVREFn	I _{MVREF} n		1150	μΑ	_

2.8.2 DDR3 and DDR3L SDRAM interface AC timing specifications

This section provides the AC timing specifications for the DDR SDRAM controller interface. The DDR controller supports DDR3 memories. Note that the required $GV_{DD}(typ)$ voltage is 1.5 V or 1.35 V when interfacing to DDR3 or DDR3L SDRAM respectively.

2.8.2.1 DDR3 and DDR3L SDRAM interface Input AC timing specifications

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR3 SDRAM.

Table 20. DDR3 SDRAM interface input AC timing specifications

At recommended operating conditions with GV_{DD} of 1.5 V \pm 5%

Parameter	Symbol	Min	Max	Unit	Note
AC input low voltage	V_{ILAC}	_	MVREF <i>n</i> – 0.175	V	_
AC input high voltage	V _{IHAC}	MVREF <i>n</i> + 0.175	_	V	_

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR3L SDRAM.

Table 21. DDR3L SDRAM interface Input AC timing specifications

At recommended operating conditions with GVDD of 1.35 V \pm 5%

Parameter	Symbol	Min	Max	Unit	Note
AC input low voltage	V _{ILAC}	_	MVREF <i>n</i> – 0.160	V	_
AC input high voltage	V _{IHAC}	MVREFn + 0.160	_	V	_

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR3 SDRAM.

Table 22. DDR3, and DDR3L SDRAM interface input AC timing specifications

At recommended operating conditions with GVDD of 1.5 V \pm 5% for DDR3 or 1.35 V \pm 5% for DDR3L

Parameter	Symbol	Min	Max	Unit	Note
Controller Skew for MDQS—MDQ/MECC	t _{CISKEW}	_	_	ps	1
800 MHz data rate		-350	350		1
667 MHz data rate		-390	390		1
Tolerated Skew for MDQS—MDQ/MECC	t _{DISKEW}	_	_	ps	3
800 MHz data rate		<i>–</i> 275	275		3
667 MHz data rate		-360	360		3

Note:

- 1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This should be subtracted from the total timing budget.
- 2. DDR3 only
- 3. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW} . This can be determined by the following equation: $t_{DISKEW} = \pm (T \div 4 abs(t_{CISKEW}))$ where T is the clock period and $abs(t_{CISKEW})$ is the absolute value of t_{CISKEW} .

This figure shows the DDR3 SDRAM interface input timing diagram.




Figure 4. DDR3 SDRAM interface input timing diagram

2.8.2.2 DDR3 SDRAM interface output AC timing specifications

This table contains the output AC timing targets for the DDR3 and DDR3L SDRAM interface.

Table 23. DDR3 SDRAM interface output AC timing specifications

At recommended operating conditions with GVDD of 1.5 V \pm 5% for DDR3 or 1.35 V \pm 5% for DDR3L

Parameter	Symbol ¹	Min	Max	Unit	Note
MCK[n] cycle time	t _{MCK}	2.5	3	ns	2
ADDR/CMD output setup with respect to MCK	t _{DDKHAS}	_	_	ns	3
800 MHz data rate		0.767	_		3
667 MHz data rate		0.95	_		3
ADDR/CMD output hold with respect to MCK	t _{DDKHAX}	_	_	ns	3
800 MHz data rate		0.767	_		3
667 MHz data rate		0.95	_		3
MCS[n] output setup with respect to MCK	t _{DDKHCS}	_	_	ns	3
800 MHz data rate		0.767	_		3
667 MHz data rate		0.95	_		3
MCS[n] output hold with respect to MCK	t _{DDKHCX}	_	_	ns	3
800 MHz data rate		0.767	_		3
667 MHz data rate		0.95	_		3

Table 23. DDR3 SDRAM interface output AC timing specifications (continued)

At recommended operating conditions with GVDD of 1.5 V \pm 5% for DDR3 or 1.35 V \pm 5% for DDR3L

Parameter	Symbol ¹	Min	Max	Unit	Note
MCK to MDQS Skew	t _{DDKHMH}	_	_	ns	4
800 MHz data rate		-0.525	0.525	-	4
667 MHz data rate		-0.6	0.6	-	4
MDQ/MECC/MDM output setup with respect to MDQS	t _{DDKHDS,} t _{DDKLDS}	_	_	ps	5
800 MHz data rate		225	_	-	5
667 MHz data rate		325	_	=	5
MDQ/MECC/MDM output hold with respect to MDQS	t _{DDKHDX} , t _{DDKLDX}	_	_	ps	5
800 MHz data rate		225	_	=	5
667 MHz data rate		325	_	-	5
MDQS preamble	t _{DDKHMP}	0.9 × t _{MCK}	_	ns	_
MDQS postamble	t _{DDKHME}	0.4 × t _{MCK}	$0.6 \times t_{MCK}$	ns	_

Note:

- 1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK and MDQS/MDQS referenced measurements are made from the crossing of the two signals.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
- 4. t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the P1010 QorlQ Integrated Processor Reference Manual for a description and explanation of the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.

NOTE

For the ADDR/CMD setup and hold specifications in Table 23, it is assumed that the clock control register is set to adjust the memory clocks by ½ applied cycle.

This figure shows the DDR3 SDRAM interface output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).




Figure 5. t_{DDKHMH} timing diagram

This figure shows the DDR3 SDRAM output timing diagram.




Figure 6. DDR3 output timing diagram

This figure provides the AC test load for the DDR3 controller bus.




Figure 7. DDR3 controller bus AC test load

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

2.8.2.3 DDR3 and DDR3L SDRAM differential timing specifications

This section describes the DC and AC differential timing specifications for the DDR3 SDRAM controller interface. This figure shows the differential timing specification.




Figure 8. DDR3, and DDR3L SDRAM differential timing specifications

NOTE

VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as \overline{MCK} or \overline{MDQS}).

This table provides the DDR3 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.

Table 24. DDR3 SDRAM differential electrical characteristics

Parameter	Symbol	Min	Max	Unit	Note
Input AC Differential Cross-Point Voltage	V _{IXAC}	0.5 × GVDD – 0.150	$0.5 \times \text{GVDD} + 0.150$	V	1
Output AC Differential Cross-Point Voltage	V _{OXAC}	0.5 × GVDD – 0.115	0.5 × GVDD + 0.115	V	1

Note:

1. I/O drivers are calibrated before making measurements.

This table provides the DDR3 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.

Table 25. DDR3L SDRAM differential electrical characteristics

Parameter	Symbol	Min	Max	Unit	Note
Input AC Differential Cross-Point Voltage	V _{IXAC}	0.5 × GVDD – 0.135	0.5 × GVDD + 0.135	V	1
Output AC Differential Cross-Point Voltage	V _{OXAC}	0.5 × GVDD – 0.105	0.5 × GVDD + 0.105	V	1

Note:

1. I/O drivers are calibrated before making measurements.

2.9 eSPI

This section describes the DC and AC electrical specifications for the SPI of the P1010.

2.9.1 SPI DC electrical characteristics

This table provides the DC electrical characteristics for the device SPI.

Table 26. SPI DC Electrical characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (0 V \leq V _{IN} \leq CV _{DD})	I _{IN}	_	±10	μΑ	2
Output high voltage (I _{OH} = -6.0 mA)	V _{OH}	2.4	_	V	_
Output low voltage (I _{OL} = 6.0mA)	V _{OL}	_	0.5	V	_
Output low voltage (IOL = 3.2mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Section 2.1.2, "Recommended operating conditions."

2.9.2 eSPI AC timing specifications

This table provides the SPI input and output AC timing specifications.

Table 27. SPI AC timing specifications ¹

For recommended operating conditions, see Table 3.

Characteristic	Symbol	Min	Max	Unit	Note
SPI clock (SPI_CLK) clock period	t _{SPK}	10	_	ns	_
SPI outputs—Master data (internal clock) hold time	t _{NIKHOX}	0.5+(t _{IPSPI} xSPMODE [HO_ADJ])	_	ns	2, 3
SPI outputs—Master data (internal clock) delay	t _{NIKHOV}	_	2.5+(t _{IPSPI} x SPMODE [HO_ADJ])	ns	2, 3
SPI_CS outputs—Master data (internal clock) hold time	t _{NIKHOX2}	0	_	ns	2
SPI_CS outputs—Master data (internal clock) delay	t _{NIKHOV2}	_	6.0	ns	2
SPI inputs—Master data (internal clock) input setup time	t _{NIIVKH}	5	_	ns	_
SPI inputs—Master data (internal clock) input hold time	t _{NIIXKH}	0	_	ns	_

Table 27. SPI AC timing specifications (continued)¹

For recommended operating conditions, see Table 3.

Characteristic	Symbol	Min	Max	Unit	Note	
----------------	--------	-----	-----	------	------	--

Note:

- The symbols used for timing specifications follow the pattern of t_(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOV} symbolizes the NMSI outputs internal timing (NI) for the time t_{SPI} memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).
- 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 3. t_{IPSPI} represents the clock period of the clock on which eSPI block is running. In P1010/14 eSPI runs on CCB/2 freq.

This figure provides the AC test load for the SPI.





Figure 9. SPI AC Test Load

This figure represents the AC timing, from Table 27, in master mode (internal clock). Note that although the specifications generally refer to the rising edge of the clock, Figure 9 also applies when the falling edge is the active edge. Also, note that the clock edge is selectable on SPI.



¹ A part of SPICLK has been shown as dotted because SPICLK appears on the interface only after CS assertion.

Figure 10. SPI AC timing in master mode (internal clock) diagram

2.10 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the P1010.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

43

2.10.1 DUART DC electrical characteristics

This table provides the DC electrical characteristics for the DUART interface.

Table 28. DUART DC electrical characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = mn, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Figure 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Figure 3.

2.10.2 DUART AC electrical specifications

This table provides the AC timing parameters for the DUART interface.

Table 29. DUART AC timing specifications

Parameter	Value	Unit	Note
Minimum baud rate	CCB clock/1,048,576	baud	1
Maximum baud rate	CCB clock/16	baud	2
Oversample rate	16	_	3

Note:

- 1. CCB clock refers to the platform clock.
- 2. Actual attainable baud rate is limited by the latency of interrupt processing.
- 3. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

2.11 Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

This section provides the AC and DC electrical characteristics for enhanced three-speed Ethernet10/100/1000 controller and MII management.

2.11.1 RGMII interface electrical specifications

This section provides AC and DC electrical characteristics of RGMII interface for eTSEC.

2.11.1.1 RGMII DC electrical characteristics

This table shows the RGMII DC electrical characteristics when operating from a 2.5-V supply.

Table 30. RGMII DC electrical characteristics (2.5 V)

At recommended operating conditions with LV_{DD} = 2.5 V

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	1.70	_	V	_
Input low voltage	V _{IL}	_	0.70	٧	_
Input high current (V _{IN} = LV _{DD})	I _{IH}	_	10	μΑ	_
Input low current (V _{IN} = GND)	I _{IL}	-15	_	μΑ	1
Output high voltage (LV _{DD} = min, $I_{OH} = -1.0 \text{ mA}$)	V _{OH}	2.00	LV _{DD} + 0.3	٧	_
Output low voltage (LV _{DD} = min, I _{OL} = 1.0 mA)	V _{OL}	GND - 0.3	0.40	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the LV_{IN} symbols referenced in Table 3.

2.11.1.2 RGMII AC timing specifications

This table presents the RGMII AC timing specifications.

Table 31. RGMII AC timing specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Тур	Max	Unit	Note
Data to clock output skew (at transmitter)	t _{SKRGT_TX}	-500	0	500	ps	5
Data to clock input skew (at receiver)	t _{SKRGT_RX}	1.0	_	2.6	ns	2
Clock period duration	t _{RGT}	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t _{RGTH} /t _{RGT}	40	50	60	%	3, 4
Duty cycle for Gigabit	t _{RGTH} /t _{RGT}	45	50	55	%	_
Rise time (20%–80%)	t _{RGTR}	_	_	0.75	ns	_
Fall time (20%–80%)	t _{RGTF}	_	_	0.75	ns	_

Note:

- In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII
 and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Note also that the
 notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing
 skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- 2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.
- 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns \pm 40 ns and 40 ns \pm 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5. The frequency of RX_CLK should not exceed the frequency of GTX_CLK125 by more than 300 ppm.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

This figure shows the RGMII and RTBI AC timing and multiplexing diagrams.




Figure 11. RGMII and RTBI AC timing and multiplexing diagrams

WARNING

Freescale guarantees timings generated from the MAC. Board designers must ensure delays needed at the PHY or the MAC.

2.11.2 SGMII Interface electrical characteristics

Each SGMII port features a 4-wire AC-Coupled serial link from the dedicated SerDes interface of P1010, as shown in Figure 12, where C_{TX} is the external (on board) AC-Coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50- Ω output impedance. Each input of the SerDes receiver differential pair features 50- Ω on-die termination to SGND_SRDS. The reference circuit of the SerDes transmitter and receiver is shown in Figure 43.

2.11.2.1 SGMII DC electrical characteristics

This section discusses the electrical characteristics for the SGMII interface.

2.11.2.1.1 DC requirements for SGMII SD_REF_CLK and SD_REF_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in Section 2.21.2.2, "DC level requirement for SerDes reference clocks."

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

2.11.2.1.2 SGMII transmit DC Timing specifications

This table describes the SGMII SerDes transmitter AC-Coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs $(SDn_TX[n])$ and $\overline{SDn_TX[n]}$, as shown in Figure 12.

Table 32. SGMII DC transmitter electrical characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbo I	Min	Тур	Max	Unit	Note
Output high voltage	V _{OH}	_	_	XV _{DD_SRDS2-Typ} /2+ IV _{OD} I _{-max} /2	mV	1
Output low voltage	V _{OL}	XV _{DD_SRDS2-Typ} /2 - IV _{OD} I _{-max} /2	_	_	mV	1
Output differential voltage ^{2, 3, 4}	IV _{OD} I	304	475	689	mV	Equalization setting: 1.0x
		279	436	632		Equalization setting: 1.09x
		254	396	574		Equalization setting: 1.2x
		229	357	518		Equalization setting: 1.33x
		202	316	459		Equalization setting: 1.5x
		178	277	402		Equalization setting: 1.71x
		152	237	344		Equalization setting: 2.0x
Output impedance (single-ended)	R _O	40	50	60	Ω	_

Note:

- 1. This does not align to DC-coupled SGMII.
- 2. $|V_{OD}| = |V_{SD2}|_{TX_n} V_{\overline{SD2}}|_{TX_n}$. $|V_{OD}|$ is also referred as output differential peak voltage. $V_{TX-DIFFp-p} = 2^*|V_{OD}|$
- 3. The IV_{OD}I value shown in the table assumes the following transmit equalization setting in the XMITEQAB (for SerDes lanes A and B) or XMITEQEF (for SerDes lanes E and E) bit field of P1010's SerDes 2 Control Register:
- 4. The MSB (bit 0) of the above bit field is set to zero (selecting the full V_{DD-DIFF-p-p} amplitude power up default);
- 5. The LSB (bit [1:3]) of the above bit field is set based on the equalization setting shown in table.
- The IV_{OD}I value shown in the Typ column is based on the condition of XV_{DD_SRDS2-Typ}=1.0V, no common mode offset variation (V_{OS} =500 mV), SerDes transmitter is terminated with 100-Ω differential load between SD_TX[n] and SD_TX[n].

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4




Figure 12. 4-Wire AC-coupled SGMII serial link connection example




Figure 13. SGMII transmitter DC measurement circuit

2.11.2.1.3 SGMII DC receiver timing specification

This table lists the SGMII DC receiver electrical characteristics. Source synchronous clocking is not supported. The clock is recovered from the data.

Table 33. SGMII DC receiver electrical characteristics⁵

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Note
DC Input voltage range	_		N/A		_	1

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 33. SGMII DC receiver electrical characteristics⁵ (continued)

For recommended operating conditions, see Table 3.

Parameter		Symbol	Min	Тур	Max	Unit	Note
Input differential voltage	LSTS = 001	V _{RX_DIFFp-p}	100	_	1200	mV	2, 4
	LSTS = 100		175	_			
Loss of signal threshold	LSTS = 001	VLOS	30	_	100	mV	3, 4
	LSTS = 100		65	_	175		
Receiver differential input in	npedance	Z _{RX_DIFF}	80	_	120	Ω	_

Note:

- 1. Input must be externally AC-coupled.
- 2. V_{RX DIFFp-p} is also referred to as peak-to-peak input differential voltage.
- 3. The concept of this parameter is equivalent to the Electrical Idle Detect Threshold parameter in PCI Express. See Section Table 67., "PCI Express (2.5 Gb/s) differential receiver (RX) input DC specifications section for further explanation.
- 4. The LSTS shown in the table refers to the EIC2[0:2] or EIC3[0:2] bit field of P1010's SerDes Control Register.
- 5. The supply voltage is 1 V.

2.11.2.2 SGMII AC timing specifications

This section describes the AC timing specifications for the SGMII interface.

2.11.2.2.1 AC requirements for SGMII SD_REF_CLK and SD_REF_CLK

Note that the SGMII clock requirements for SD_REF_CLK and SD_REF_CLK are intended to be used within the clocking guidelines specified by Section 2.21.2.3, "AC requirements for SerDes reference clocks."

2.11.2.2.2 SGMII transmit AC timing specifications

This table provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter

Table 34. SGMII Transmit AC Timing Specifications

At recommended operating conditions with XV_{DD} SRDS = $1V \pm 50mV$

Parameter	Symbol	Min	Тур	Max	Unit	Note
Deterministic Jitter	JD	_	_	0.17	UI p-p	_
Total Jitter	JT	_	_	0.35	UI p-p	_
Unit Interval	UI	799.92	800	800.08	ps	_
AC coupling capacitor	C _{TX}	5	100	200	nF	3

Note:

48

- 1. Each UI is 800 ps ± 100 ppm.
- 2. See Figure 15 for single frequency sinusoidal jitter limits.
- 3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

2.11.2.2.3 SGMII AC measurement details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD_TX[n] and $\overline{SD_TX}[n]$) or at the receiver inputs (SD_RX[n] and $\overline{SD_RX}[n]$) as depicted in Figure 14, respectively.




Figure 14. SGMII AC test/measurement load

2.11.2.2.4 SGMII receiver AC timing specifications

This table provides the SGMII receive AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 35. SGMII receive AC timing specifications

At recommended operating conditions with $XV_{DD\ SRDS2} = 1\ V \pm 50\ mV$

Parameter	Symbol	Min	Тур	Max	Unit	Note
Deterministic jitter tolerance	JD	0.37	_	_	UI p-p	1, 2
Combined deterministic and random jitter tolerance	JDR	0.55	_	_	UI p-p	1, 2
Total jitter tolerance	JT	0.65	_	_	UI p-p	1, 2
Bit error ratio	BER	_	_	10 ⁻¹²	_	_
Unit interval	UI	799.92	800	800.08	ps	3

Note:

- 1. Measured at receiver
- 2. See RapidIO[™] 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications.
- 3. Each UI is 800 ps \pm 100 ppm.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of this figure.




Figure 15. Single frequency sinusoidal jitter limits

2.11.3 MII management

This section provides electrical and thermal design recommendations for successful application of the P1010.

2.11.3.1 MII management DC electrical characteristics

The MDC and MDIO are defined to operate at a supply voltage of 2.5 V. The DC electrical characteristics for MDIO and MDC are provided in this table.

Table 36. MII management DC electrical characteristics

At recommended operating conditions with $LV_{DD} = 2.5 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Note
Output high voltage (LV _{DD} = Min, IOH = -1.0 mA)	V _{OH}	2.00	LV _{DD} + 0.3	V	_
Output low voltage (LV _{DD} = Min, I _{OL} = 1.0 mA)	V _{OL}	GND - 0.3	0.40	V	_
Input high voltage	V _{IH}	1.70	LV _{DD} + 0.3	V	_
Input low voltage	V _{IL}	-0.3	0.70	V	_
Input high current (V _{IN} = LV _{DD})	I _{IH}	_	10	μΑ	1, 2

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 36. MII management DC electrical characteristics

At recommended operating conditions with LV_{DD} = 2.5 V

Parameter	Symbol	Min	Max	Unit	Note
Input low current (V _{IN} = GND)	I _{IL}	–15	_	μΑ	

Note:

- 1. EC1_MDC and EC1_MDIO operate on LV_{DD}.
- 2. In this case, the symbol V_{IN} represents the LV_{IN} and TV_{IN} symbols referenced in Table 3.

2.11.3.1.1 MII management AC electrical specifications

This table provides the MII management AC timing specifications.

Table 37. MII Management AC Timing Specifications

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
MDC frequency	f _{MDC}	_	2.5	_	MHz	2
MDC period	t _{MDC}	_	400	_	ns	_
MDC clock pulse width high	t _{MDCH}	32	_	_	ns	_
MDC to MDIO delay	t _{MDKHDX}	(16*t _{plb_clk}) - 3	_	(16*t _{plb_clk}) + 3	ns	3, 4
MDIO to MDC setup time	t _{MDDVKH}	5	_	_	ns	_
MDIO to MDC hold time	t _{MDDXKH}	0	_	_	ns	_

Note:

- 1. The symbols used for timing specifications follow the pattern of t_(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. This parameter is dependent on the platform clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of the MgmtClk Clock EC_MDC).
- 3. This parameter is dependent on the platform clock frequency. The delay is equal to 16 platform clock periods ±3 ns. For example, with a platform clock of 333 MHz, the min/max delay is 48 ns ± 3 ns. Similarly, if the platform clock is 400 MHz, the min/max delay is 40 ns \pm 3 ns.
- 4. t_{plb clk} is the platform (CCB) clock.

This figure shows the MII management interface timing diagram.




Figure 16. MII management interface timing diagram

2.11.4 eTSEC IEEE Std 1588™ timing specifications

2.11.4.1 eTSEC IEEE Std 1588 DC electrical characteristics

This table shows the IEEE 1588 DC electrical characteristics when operating at $LV_{DD} = 2.5 \text{ V}$ supply.

Table 38. eTSEC IEEE 1588 DC Electrical Characteristics ($LV_{DD} = 2.5 V$)

For recommended operating conditions with $\mbox{LV}_{\mbox{\scriptsize DD}}$ = 2.5 $\mbox{\scriptsize V}$

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	1.70	_	V	_
Input low voltage	V _{IL}	_	0.70	V	_
Input current (LV _{IN} = 0 V or LV _{IN} = LV _{DD})	I _{IH}	_	±40	μΑ	2
Output high voltage (LV _{DD} = min, I _{OH} = -1.0 mA)	V _{OH}	2.00	_	V	_
Output low voltage (LV _{DD} = min, I _{OL} = 1.0 mA)	V _{OL}	_	0.40	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3..
- 2. The symbol V_{IN} , in this case, represents the LV $_{\text{IN}}$ symbols referenced in Table 2 and Table 3..

2.11.5 eTSEC IEEE 1588 AC specifications

This table provides the IEEE 1588 AC timing specifications.

Table 39. eTSEC IEEE 1588 AC timing specifications

For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
TSEC_1588_CLK clock period	t _{T1588CLK}	t _{CCB} /2	_	T _{RX_CLK} *7	ns	1, 3, 4
TSEC_1588_CLK duty cycle	^t T1588CLKH /t _{T1588} CLK	40	50	60	%	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

53

Table 39. eTSEC IEEE 1588 AC timing specifications (continued)

For recommended operating conditions, see Table 3.

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
TSEC_1588_CLK peak-to-peak jitter	t _{T1588} CLKINJ	_	_	250	ps	_
Rise time eTSEC_1588_CLK (20%-80%)	t _{T1588CLKINR}	1.0	_	2.0	ns	_
Fall time eTSEC_1588_CLK (80%-20%)	t _{T1588CLKINF}	1.0	_	2.0	ns	_
TSEC_1588_CLK_OUT clock period	t _{T1588} CLKOUT	2 x t _{T1588CLK}	_	_	ns	_
TSEC_1588_CLK_OUT duty cycle	^t T1588CLKOTH /t _{T1588} CLKOUT	30	50	70	%	_
TSEC_1588_PULSE_OUT	t _{T1588OV}	0.5	_	3.0	ns	_
TSEC_1588_TRIG_IN pulse width	t _{T1588} TRIGH	2*t _{T1588CLK_MAX}	-	_	ns	2

Note:

- T_{RX_CLK} is the max clock period of eTSEC receiving clock selected by TMR_CTRL[CKSEL]. See the P1010 QorlQ Integrated Processor Reference Manual for a description of TMR_CTRL registers.
- 2. It needs to be at least two times the clock period of the clock selected by TMR_CTRL[CKSEL]. See the *P1010 QorlQ Integrated Processor Reference Manual* for a description of TMR_CTRL registers.
- 3. The maximum value of $t_{T1588CLK}$ is not only defined by the value of t_{RX_CLK} , but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of $t_{T1588CLK}$ is 2800, 280, and 56 ns respectively.
- 4. t_{CCB} denotes the clock period of system clock (CCB).

This figure shows the data and command output AC timing diagram.

NOTE

In the following figure, the output delay is counted by starting at the rising edge if $t_{T1588CLKOUT}$ is non-inverting. Otherwise, it is counted starting at the falling edge.




Figure 17. eTSEC IEEE 1588 output AC timing

This figure shows the data and command input AC timing diagram.




Figure 18. eTSEC IEEE 1588 input AC timing

2.12 USB

This section provides the AC and DC electrical specifications for the USB interface.

2.12.1 USB DC electrical characteristics

This table provides the DC electrical characteristics for the ULPI interface when operating at $BV_{DD} = 3.3 \text{ V}$.

Table 40. USB DC electrical characteristics (3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (BV _{IN} = 0 V or BV _{IN} = BV _{DD})	I _{IN}		±40	μΑ	2
Output high voltage (BV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.8	_	V	_
Output low voltage (BV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.3	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. The symbol BV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

This table provides the DC electrical characteristics for the ULPI interface when operating at $BV_{DD} = 2.5 \text{ V}$.

Table 41. USB DC electrical characteristics (2.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	1.7	_	V	1
Input low voltage	V _{IL}	_	0.7	V	1
Input current (BV _{IN} = 0 V or BV _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.0	_	V	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 41. USB DC electrical characteristics (2.5 V) (continued)

For recommended operating conditions, see Table 3.

Output low voltage (BV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_	
---	-----------------	---	-----	---	---	--

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. The symbol BV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

This table provides the DC electrical characteristics for the ULPI interface when operating at $BV_{DD} = 1.8 \text{ V}$.

Table 42. USB DC Electrical characteristics (1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	1.25	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (BV _{IN} = 0 V or BV _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	1.35	_	V	_
Output low voltage (BV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. The symbol BV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.12.2 **USB AC electrical specifications**

This table describes the general timing parameters of the USB interface of the device.

Table 43. USB general timing parameters (ULPI Mode Only)⁶

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Max	Unit	Note
USB clock cycle time	t _{USCK}	15	_	ns	2, 3, 4, 5
Input setup to USB clock—all inputs	t _{USIVKH}	4	_	ns	2, 3, 4, 5
input hold to USB clock—all inputs	t _{USIXKH}	1	_	ns	2, 3, 4, 5
USB clock to output valid—all outputs	tuskhov	_	7	ns	2, 3, 4, 5
Output hold from USB clock—all outputs	t _{uskhox}	2	_	ns	2, 3, 4, 5

Table 43. USB general timing parameters (ULPI Mode Only)^{6 (continued)}

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Max	Unit	Note
-----------	---------------------	-----	-----	------	------

Note:

- 1. The symbols for timing specifications follow the pattern of t_{(First two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_{(First two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{USIXKH} symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t_{USKHOX} symbolizes USB timing (US) for the USB clock reference (K) to go high (H) with respect to the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to USB clock.
- 3. All signals are measured from $BV_{DD}/2$ of the rising edge of the USB clock to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.
- 6. When switching the data pins from outputs to inputs using the USBn_DIR pin, the output timings will be violated on that cycle because the output buffers are tristated asynchronously. This should not be a problem, because the PHY should not be functionally looking at these signals on that cycle as per ULPI specifications.

These two figures provide the USB AC test load and signals, respectively.





Figure 19. USB AC test load



P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

57

This table provides the USB clock input (USB_CLK) AC timing specifications.

Table 44. USB_CLK AC timing specifications

Parameter/Condition	Conditions	Symbol	Min	Тур	Max	Unit
Frequency range	Steady state	f _{USB_CLK_IN}	59.97	60	60.03	MHz
Clock frequency tolerance	_	t _{CLK_TOL}	-0.05	0	0.05	%
Reference clock duty cycle	Measured at 1.6 V	t _{CLK_DUTY}	40	50	60	%
Total input jitter/time interval error	Peak-to-peak value measured with a second order high-pass filter of 500 kHz bandwidth	t _{CLK_PJ}	1	_	200	ps

2.12.3 On-chip USB PHY

This section describes the AC electrical specifications for the on-chip USB PHY. See Chapter 7 in the USB Specifications, Rev. 2, for more information.

This table provides the USB clock input (USBPHY_CLK) AC timing specifications.

Table 45. USBPHY_CLK AC Timing specifications

For recommended operating conditions, see Table 3.

Parameter	Conditions	Symbol ¹	Min	Max	Unit	Note
Frequency range	Steady state	f _{USB_CLK_IN}	24	24	MHz	_
Rise/Fall time	_	t _{USRF}	_	6	ns	_
Clock frequency tolerance	_	t _{CLK_TOL}	-0.005	+0.005	%	_
Reference clock duty cycle	Measured at 1.6 V	t _{CLK_DUTY}	40	60	%	_
Total input jitter/time interval error	RMS value measured with a second order high-pass filter of 500 kHz bandwidth	t _{CLK_PJ}	_	5	ps	

2.12.4 IBIAS_REXT filter

Following filter circuit must be implemented on IBIAS_REXT pin.

Filter component should be placed as much close to SoC pin as possible.




Figure 21. IBIAS_REXT filter circuit

2.12.5 Threshold detect increase

Following register programming should be performed during USB PHY initialization

- 1. Read S1[26:31]
- 2. Set C1[8] and C1[9] to '1'
- 3. Write C2[11] = 1 and C2[13:15] = S1[29:31] and C2[16:18] = S1[26:28]

where C1 is the register at (CCSRBAR + 0xe5000), C2 is the register at (CCSRBAR + 0xe5004) and S1 is the register at (CCSRBAR + 0xe5014).

2.13 Integrated flash controller

This section describes the DC and AC electrical specifications for the integrated flash controller.

2.13.1 Integrated flash controller DC electrical characteristics

This table provides the DC electrical characteristics for the integrated flash controller when operating at $BV_{DD} = 3.3 \text{ V}$.

Table 46. Integrated flash controller DC electrical characteristics (3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD)}	I _{IN}	_	±40	μА	2
Output high voltage $(BV_{DD} = min, I_{OH} = -1 mA)$	V _{OH}	2.8	_	V	_
Output low voltage (BV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 46. Integrated flash controller DC electrical characteristics (3.3 V) (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note	
-----------	--------	-----	-----	------	------	--

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. The symbol V_{IN}, in this case, represents the BV_{IN} symbol referenced in Section 2.1.2, "Recommended operating conditions."

This table provides the DC electrical characteristics for the integrated flash controller when operating at $BV_{DD} = 2.5 \text{ V}$.

Table 47. Integrated flash controller DC electrical characteristics (2.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	1.7	_	V	1
Input low voltage	V _{IL}	_	0.7	V	1
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD)}	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, I _{OH} = -1 mA)	V _{OH}	2.0	_	V	_
Output low voltage (BV _{DD} = min, I _{OL} = 1 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. The symbol V_{IN}, in this case, represents the BV_{IN} symbol referenced in Section 2.1.2, "Recommended operating conditions."

This table provides the DC electrical characteristics for the integrated flash controller when operating at $BV_{DD} = 1.8 \text{ V}$.

Table 48. Integrated Flash controller DC electrical characteristics (1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	1.25	_	V	1
Input low voltage	V _{IL}	_	0.6	V	1
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage $(BV_{DD} = min, I_{OH} = -0.5 mA)$	V _{OH}	1.35	_	V	_
Output low voltage (BV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.
- 2. The symbol V_{IN}, in this case, represents the BV_{IN} symbol referenced in Section 2.1.2, "Recommended operating conditions."

2.13.2 Integrated flash controller AC Timing specifications

This section describes the AC timing specifications for the integrated flash controller.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

2.13.2.1 Integrated flash controller AC timing specifications

All output signal timings are relative to the falling edge of any IFC_CLK. The external circuit must use the rising edge of the IFC_CLKs to latch the data. All input timings are relative to the rising edge of IFC_CLKs.

This table describes the timing specifications of the integrated flash controller interface.

Table 49. Integrated Flash controller timing specifications (BV $_{DD}$ = 3.3 V, 2.5 V, and 1.8 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol ¹	Min	Max	Unit	Note
IFC_CLK cycle time	t _{IBK}	10		ns	_
IFC_CLK duty cycle	t _{IBKH} /t _{IBK}	45	55	%	_
IFC_CLK[n] skew to IFC_CLK[m]	t _{IBKSKEW}	_	150	ps	2
Input setup	t _{IBIVKH}	4	_	ns	_
Input hold	t _{IBIXKH}	1	_	ns	_
Output delay (Except AVD)	t _{IBKLOV1}	_	1.5	ns	_
Output delay (For AVD)	t _{IBKLOV2}	_	1	ns	_
Output hold	t _{IBKLOX}	-2	_	ns	5
IFC_CLK to output high impedance for AD	t _{IBKLOZ}	_	2	ns	3
AVD output negation to AD output transition (LATCH hold time)	t _{IBONOT}	0.5	_	ns	4

Note:

- 1. All signals are measured from BV_{DD}/2 of the rising/falling edge of IFC_CLK to BV_{DD}/2 of the signal in question.
- 2. Skew is measured between different IFC_CLK signals at BV_{DD}/2.
- 3. For the purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. t_{IBONOT} is a measurement of the maximum time between the negation of AVD and any change in AD when FTIM0_CSn[TEAHC]=0.
- 5. Here the negative sign means output transit happens earlier than the falling edge of IFC_CLK.

2.13.2.2 Test condition

This figure provides the AC test load for the integrated flash controller.




Figure 22. Integrated flash controller AC Test load

This figure shows the AC timing diagram.




Figure 23. Integrated flash controller signals

This figure applies to all the controllers that IFC supports.

For input signals, the AC timing data is used directly for all controllers. For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay.

This figure shows how the AC timing diagram applies to GPCM. The same principle also applies to other controllers of IFC.

NOTE

In the following figure, t_{aco} , t_{rad} , t_{eahc} , t_{eadc} , t_{acse} , t_{cs} , t_{ch} , t_{wp} are programmable. See the P1010 reference manual.

For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4




Figure 24. GPCM output timing diagram

2.14 Enhanced secure digital host controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface of the P1010.

2.14.1 eSDHC DC electrical characteristics

This table provides the DC electrical characteristics for the eSDHC interface of the P1010.

Table 50. eSDHC interface DC electrical characteristics

At recommended operating conditions with $BV_{DD} = 3.3 \text{ V}$ or 1.8V

Characteristic	Symbol	Condition	Min	Max	Unit	Note
Input high voltage	V _{IH}	_	$0.625 \times BV_{DD}$	_	V	1
Input low voltage	V _{IL}	_	_	$0.25 \times BV_{DD}$	V	1
Output high voltage	V _{OH}	I _{OH} = -100 uA at BV _{DD} min	$0.75 \times BV_{DD}$	_	V	_
Output low voltage	V _{OL}	I _{OL} = 100uA at BV _{DD} min	_	$0.125 \times BV_{DD}$	V	_
Input/output leakage current	I _{IN} /I _{OZ}		-10	10	uA	1

Note:

1. The min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3.

63

2.14.2 eSDHC AC timing specifications

This table provides the eSDHC AC timing specifications as defined in Figure 26.

Table 51. eSDHC AC Timing Specifications

At recommended operating conditions with BV_{DD} = 3.3 V or 1.8V

Parameter	Symbol	Min	Max	Unit	Note
SDHC_CLK clock frequency: SD/SDIO Full-speed/High-speed mode MMC Full-speed/High-speed mode	f _{SFSCK}	0	25/50 20/52	MHz	2, 4
SDHC_CLK clock low time—Full-speed/High-speed mode	t _{SFSCKL}	10/7	_	ns	4
SDHC_CLK clock high time—Full-speed/High-speed mode	t _{SFSCKH}	10/7	_	ns	4
SDHC_CLK clock rise and fall times	t _{SFSCKR/} t _{SFSCKF}	_	3	ns	4
Input setup times: SDHC_CMD, SDHC_DAT_x, SDHC_CD to SDHC_CLK	t _{SFSIVKH}	2.5	_	ns	4
Input hold times: SDHC_CMD, SDHC_DAT_x, SDHC_CD to SDHC_CLK	t _{SFSIXKH}	2.5	_	ns	3,4
Output delay time: SDHC_CLK to SDHC_CMD, SDHC_DAT_x valid	^t shskhov	-3	3	ns	4

Note:

- 1. The symbols used for timing specifications herein follow the pattern of t_{(first three letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first three letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{FHSKHOV} symbolizes eSDHC high speed mode device timing (SHS) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the invalid state (X) or output hold time. Note that, in general, the clock reference symbol representation is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. In full speed mode, clock frequency value can be 0–25 MHz for a SD/SDIO card and 0–20 MHz for a MMC card. In high speed mode, clock frequency value can be 0–50 MHz for a SD/SDIO card and 0–52 MHz for a MMC card.
- 3. To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2ns.
- 4. $C_{CARD} \le 10$ pF, (1 card), and $C_{L} = C_{BUS} + C_{HOST} + C_{CARD} \le 40$ pF

This figure provides the eSDHC clock input timing diagram.





Figure 25. eSDHC Clock input timing diagram

This figure provides the data and command input/output timing diagram.



 $VM = Midpoint Voltage (OV_{DD}/2)$

Figure 26. eSDHC data and command input/output timing diagram referenced to clock

Programmable Interrupt Controller (PIC) 2.15 specifications

This section describes the DC and AC electrical specifications for PIC on the P1010.

2.15.1 PIC DC electrical characteristics

This table provides the DC electrical characteristics for the PIC interface.

Table 52. PIC DC electrical characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4 64 Freescale Semiconductor

2.15.2 PIC AC timing specifications

This table provides the PIC input and output AC timing specifications.

Table 53. PIC input AC timing specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
PIC inputs—minimum pulse width	t _{PIWID}	3	_	SYSCLK	1

Note:

PIC inputs and outputs are asynchronous to any visible clock. PIC outputs should be synchronized before use by any
external synchronous logic. PIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when working
in edge-triggered mode.

2.16 JTAG

This section describes the AC electrical specifications for the IEEE Std 1149.1TM (JTAG) interface of the P1010.

2.16.1 JTAG DC electrical characteristics

This table provides the JTAG DC electrical characteristics.

Table 54, JTAG DC electrical characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3
- The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.16.2 JTAG AC timing specifications

This table provides the JTAG AC timing specifications as defined in Figure 27 through Figure 30.

Table 55. JTAG AC timing specifications

For recommended operating conditions see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
JTAG external clock frequency of operation	f_{JTG}	0	33.3	MHz	_
JTAG external clock cycle time	t _{JTG}	30	_	ns	_
JTAG external clock pulse width measured at 1.4 V	t _{JTKHKL}	15	_	ns	_
JTAG external clock rise and fall times	$t_{\rm JTGR}$ and $t_{\rm JTGF}$	0	2	ns	

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 55. JTAG AC timing specifications (continued)

For recommended operating conditions see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
TRST assert time	t _{TRST}	25	_	ns	2
Input setup times					_
Boundary-scan USB only	t _{JTDVKH}	14	_	ns	
TDI, and TMS	OTEVIAT	4			_
Input hold times	t _{JTDXKH}	10	_	ns	_
Output valid times					3
Boundary Scan Data	t _{JTKLDV}	_	15	ns	
TDO			10		
Output hold times	t _{JTKLDX}	30	_	ns	3
JTAG external clock to output high impedance	t _{JTKLDZ}	4	10	ns	_

Note:

- 1. The symbols used for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 3. All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

This figure provides the AC test load for TDO and the boundary-scan outputs.




Figure 27. AC Test load for the JTAG interface

This figure provides the JTAG clock input timing diagram.




Figure 28. JTAG clock input timing diagram

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

This figure provides the TRST timing diagram.




Figure 29. TRST Timing Diagram

This figure provides the boundary-scan timing diagram.




Figure 30. Boundary-scan timing diagram

2.17 I²C

This section describes the DC and AC electrical characteristics for the I²C interfaces of the P1010.

2.17.1 I²C DC electrical characteristics

This table provides the DC electrical characteristics for the I²C interfaces.

Table 56. I²C DC electrical characteristics

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Output high voltage	V _{OH}	2.4	_	V	_
Output low voltage	V _{OL}	0	0.4	V	2
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 \times OV $_{DD}$ and 0.9 \times OV $_{DD}(max)$	l _l	-10	10	μА	4

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 56. I²C DC electrical characteristics (continued)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Capacitance for each I/O pin	C _I	_	10	pF	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 3. See the P1010 QorIQ Integrated Processor Reference Manual for information on the digital filter used.
- 4. I/O pins obstruct the SDA and SCL lines if OV_{DD} is switched off.

2.17.2 I²C AC electrical specifications

This table provides the AC timing parameters for the I²C interfaces.

Table 57. I²C AC electrical specifications

For recommended operating conditions see Table 3. All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 56)

Parameter	Symbol	Min	Max	Unit	Note
SCL clock frequency	f _{I2C}	0	400	kHz	2
Low period of the SCL clock	t _{I2CL}	1.3	_	μS	_
High period of the SCL clock	t _{I2CH}	0.6	_	μS	
Setup time for a repeated START condition	t _{I2SVKH}	0.6	_	μS	
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t _{l2SXKL}	0.6	_	μS	_
Data setup time	t _{I2DVKH}	100	_	ns	_
Data hold time: CBUS compatible masters I ² C bus devices	t _{I2DXKL}	<u> </u>	_	μЅ	3
Data output delay time	t _{I2OVKL}	_	0.9	μS	4
Set-up time for STOP condition	t _{I2PVKH}	0.6	_	μS	
Bus free time between a STOP and START condition	t _{I2KHDX}	1.3	_	μS	
Noise margin at the LOW level for each connected device (including hysteresis)	V _{NL}	0.1 × OV _{DD}	_	V	_
Noise margin at the HIGH level for each connected device (including hysteresis)	V _{NH}	0.2 × OV _{DD}	_	V	_
Capacitive load for each bus line	Cb	_	400	pF	_

Table 57. I²C AC electrical specifications (continued)

For recommended operating conditions see Table 3. All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 56)

Parameter	Symbol	Min	Max	Unit	Note	
-----------	--------	-----	-----	------	------	--

Note:

- 1. The symbols used for timing specifications herein follow the pattern $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{I2DVKH} symbolizes I^2C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. Also, t_{I2SXKL} symbolizes I^2C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t_{I2C} clock reference (K) going to the low (L) state or hold time. Also, t_{I2PVKH} symbolizes I^2C timing (I2) for the time that the data with respect to the STOP condition (P) reaches the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time.
- The requirements for I²C frequency calculation must be followed. See Freescale application note AN2919, "Determining the I2C Frequency Divider Ratio for SCL."
- 3. As a transmitter, the P1010 provides a delay time of at least 300 ns for the SDA signal (referred to as the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the P1010 acts as the I²C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the P1010 does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If under some rare condition, the 300 ns SDA output delay time is required for the P1010 as transmitter, application note AN2919 referred to in note 4 below is recommended.
- 4. The maximum t_{|20VKL} has only to be met if the device does not stretch the LOW period (t_{|2CL}) of the SCL signal.

This figure provides the AC test load for the I²C.




Figure 31. I²C AC test load

This figure shows the AC timing diagram for the I²C bus.




Figure 32. I²C Bus AC timing diagram

2.18 **GPIO**

This section describes the DC and AC electrical specifications for the GPIO interface of the P1010.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

2.18.1 GPIO DC electrical characteristics

This table provides the DC electrical characteristics for the GPIO interface when operating from 3.3V supply.

Table 58. GPIO_[0:11] DC electrical characteristics (3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μА	2
Output high voltage (OV _{IN} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Low-level output voltage (OV _{IN} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max OV_{IN} respective values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

This table provides the DC electrical characteristics for the GPIO interface when operating from 2.5V supply.

Table 59. GPIO_[12:15] DC electrical characteristics (2.5 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	1.7	_	V	1
Input low voltage	V _{IL}	_	0.7	V	1
Input current (LV _{IN} = 0 V or LV _{IN} = LV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (LV _{IN} = min, I _{OH} = 2 mA)	V _{OH}	1.7	_	V	_
Low-level output voltage (LV _{IN} = min, I _{OL} = 2 mA)	V _{OL}	_	0.7	V	_

Note:

70

- 1. The min V_{IL}and max V_{IH} values are based on the min and max LV_{IN} respective values found in Table 3.
- 2. The symbol LV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

NOTE

- GPIO_[0:11] are powered by OV_{DD}.
- GPIO_[12:15] are powered by LV_{DD} .

2.18.2 GPIO AC timing specifications

This table provides the GPIO input and output AC timing specifications.

Table 60. GPIO input AC timing specifications

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Unit	Note
GPIO inputs—minimum pulse width	t _{PIWID}	20	ns	1

Note:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} to ensure proper operation.

This figure provides the AC test load for the GPIO.




Figure 33. GPIO AC test load

2.19 FlexCAN

This section describes the DC and AC electrical specifications for the FlexCAN interface.

2.19.1 FlexCAN DC electrical characteristics

This table provides the DC electrical characteristics for the FlexCAN interface when operating from a 3.3 V supply.

Table 61. FlexCAN DC electrical characteristics (3.3 V)

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol ${
 m OV}_{
 m IN}$ represents the input voltage of the supply. It is referenced in Table 3.

2.19.2 FlexCAN AC timing specifications

This table provides the AC timing specifications for the FlexCAN interface.

Table 62. FlexCAN AC timing specifications

For recommended operating conditions, see Table 3.

Parameter	Min	Max	Unit	Note
Baud rate	10	1000	Kbps	_

2.20 TDM

This section describes the DC and AC electrical specifications for the TDM of the P1010

2.20.1 TDM DC electrical characteristics

This table provides the DC electrical characteristics TDM.

Table 63. TDM DC electrical characteristics

For recommended operating conditions, see Table 3.

Characteristic	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	-0.3	0.8	V	1
Input current (OV _{IN} = 0V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max BV_{IN} respective values found in Table 3.
- 2. The symbol BV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.20.2 TDM AC electrical characteristics

This table provides input and output AC timing specifications for TDM interface.

Table 64. TDM AC timing specifications

Parameter/Condition	Symbol	Min	Max	Unit	Note
TDM_TX_CLK/TDM_RX_CLK	t _{DM}	62.5	_	ns	_
TDM_TX_CLK/TDM_RX_CLK rise/fall time	t _{DMR} /t _{DMF}	_	5	ns	_
TDM_TX_CLK/TDM_RX_CLK high pulse width	t _{DM_HIGH}	8.0	_	ns	_
TDM_TX_CLK/TDM_RX_CLK low pulse width	t _{DM_LOW}	8.0	_	ns	_
TDM all input setup time	t _{DMIVKH}	3.0	_	ns	_
TDM_RX_DATA hold time	t _{DMRDIXKH}	3.5	_	ns	_
TDM_TFS/TDM_RFS input hold time	t _{DMFSIXKH}	2.0	_	ns	2

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 64. TI	DM AC timing	specifications ((continued)	
--------------	--------------	------------------	-------------	--

Parameter/Condition	Symbol	Min	Max	Unit	Note
TDM_TX_CLK High to TDM_TX_DATA output active	t _{DM_OUTAC}	4.0	_	ns	2
TDM_TX_CLK High to TDM_TX_DATA output valid	t _{DMTKHOV}	_	14.0	ns	_
TDM_TX_DATA hold time	t _{DMTKHOX}	2.0	_	ns	_
TDM_TX_CLK High to TDM_TX_DATA output high impedance	t _{DM_OUTHI}	_	10.0	ns	_
TDM_TFS/TDM_RFS output valid	t _{DMFSKHOV}	_	13.5	ns	_
TDM_TFS/TDM_RFS output hold time	t _{DMFSKHOX}	2.5	_	ns	_

Note:

- 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{TDMIVKH} symbolizes TDM timing (DM) with respect to the time the input signals (I) reach the valid state (V) relative to the TDM Clock, t_{TC}, reference (K) going to the high (H) state or setup time. Also, output signals (O), hold (X).
- 2. Output values are based on 30 pF capacitive load.
- 3. Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. TDMxTCK and TDMxRCK are shown using the rising edge.

This figure shows the TDM receive signal timing.




Figure 34. TDM receive signals

Electrical characteristics

This figure shows the TDM transmit signal timing.




Figure 35. TDM Transmit Signals

2.21 High-Speed Serial Interfaces (HSSI)

The P1010 features one Serializer/Deserializer (SerDes) interfaces to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express data transfers and for SGMII application.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes Reference Clocks. This section also shows the SerDes data lane's transmitter and receiver reference circuits.

2.21.1 Signal terms definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 36 shows how the signals are defined. For the purpose of illustration, only one SerDes lane is used for description. The figure shows the waveform for either a transmitter output (SDn_TX and $\overline{SDn_TX}$) or a receiver input (SDn_RX and $\overline{SDn_RX}$). Each signal swings between A volts and B volts where A > B.

Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

1. Single-Ended Swing

The transmitter output signals and the receiver input signals SDn_TX , $\overline{SDn_TX}$, SDn_RX and $\overline{SDn_RX}$ each have a peak-to-peak swing of A – B volts. This is also referred as each signal wire's Single-Ended Swing.

2. Differential Output Voltage, V_{OD} (or Differential Output Swing):

The Differential Output Voltage (or Swing) of the transmitter, V_{OD} , is defined as the difference of the two complimentary output voltages: $V_{SDn_TX} - V_{\overline{SDn_TX}}$. The V_{OD} value can be either positive or negative.

3. Differential Input Voltage, V_{ID} (or Differential Input Swing):

The Differential Input Voltage (or Swing) of the receiver, V_{ID} , is defined as the difference of the two complimentary input voltages: $V_{SDn_RX} - V_{\overline{SDn_RX}}$. The V_{ID} value can be either positive or negative.

4. Differential Peak Voltage, V_{DIFFp}

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak Voltage, $V_{DIFFp} = |A - B|$ Volts.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

5. Differential Peak-to-Peak, $V_{DIFFp-p}$

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from A-B to -(A-B) Volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak-to-Peak Voltage, $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |(A-B)|$ Volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$.

6. **Differential Waveform**

The differential waveform is constructed by subtracting the inverting signal (SDn_TX , for example) from the non-inverting signal (SDn_TX , for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. See Figure 36 as an example for differential waveform.

7. Common Mode Voltage, V_{cm}

The Common Mode Voltage is equal to one half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = (VSDn_TX + VSDn_TX)/2 = (A + B)/2$, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may even be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset occasionally.




Figure 36. Differential Voltage Definitions for Transmitter or Receiver

To illustrate these definitions using real values, consider the case of a current mode logic (CML) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and $\overline{\text{TD}}$, has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or $\overline{\text{TD}}$) is 500 mV p-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and –500 mV, in other words, V_{OD} is 500 mV in one phase and –500 mV in the other phase. The peak differential voltage (V_{DIFFp-D}) is 500 mV. The peak-to-peak differential voltage (V_{DIFFp-D}) is 1000 mV p-p.

2.21.2 SerDes reference clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clock inputs are SD_REF_CLK and SD_REF_CLK for PCI Express and SGMII interface.

The following sections describe the SerDes reference clock requirements and some application information.

2.21.2.1 SerDes reference clock receiver characteristics

This figure shows a receiver reference diagram of the SerDes reference clocks.




Figure 37. Receiver of SerDes reference clocks

The characteristics of the clock signals are as follows:

- The supply voltage requirements for XV_{DD SRDS2} are specified in Table 2 and Table 3.
- SerDes reference clock receiver reference circuit structure:
 - The SD_REF_CLK and SD_REF_CLK are internally AC-coupled differential inputs as shown in Figure 37. Each differential clock input (SD_REF_CLK or SD_REF_CLK) has a 50-Ω termination to SGND_SRDS followed by on-chip AC-coupling.
 - The external reference clock driver must be able to drive this termination.
 - The SerDes reference clock input can be either differential or single-ended. See the Differential Mode and Single-ended Mode description below for further detailed requirements.
- The maximum average current requirement that also determines the common mode voltage range:
 - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA (refer to the following bullet for more detail), since the input is AC-coupled on-chip.
 - This current limitation sets the maximum common mode input voltage to be less than 0.4 V (0.4 V/50 = 8 mA) while the minimum common mode input level is 0.1 V above SGND_SRDS. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0mA to 16mA (0-0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
 - If the device driving the SD_REF_CLK and $\overline{\text{SD}_{REF}_{CLK}}$ inputs cannot drive 50 Ω to SGND_SRDS DC, or it exceeds the maximum input current limitations, then it must be AC-coupled off-chip.
- The input amplitude requirement is described in detail in the following sections.

2.21.2.2 DC level requirement for SerDes reference clocks

The DC level requirement for the P1010 SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

Differential Mode

— The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

- For external DC-coupled connection, as described in Section 2.21.2.1, "SerDes reference clock receiver characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 mV and 400 mV. Figure 38 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
- For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND_SRDS. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND_SRDS). Figure 39 shows the SerDes reference clock input requirement for AC-coupled connection scheme.




Figure 38. Differential reference clock input DC requirements (external DC-coupled)




Figure 39. Differential Reference clock input DC requirements (external AC-coupled)

Single-ended Mode

- The reference clock can also be single-ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from V_{MIN} to V_{MAX}) with SD_REF_CLK either left unconnected or tied to ground.
- The SD_REF_CLK input average voltage must be between 200 and 400 mV. Figure 40 shows the SerDes reference clock input requirement for single-ended signaling mode.
- To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC-coupled externally. For the best noise performance, the reference of the clock could be DC or AC-coupled into the unused phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use

Electrical characteristics




Figure 40. Single-Ended reference clock input DC requirements

2.21.2.3 AC requirements for SerDes reference clocks

This table lists the AC requirements, for the PCI Express and SGMII SerDes reference clocks, that should be guaranteed by the customer's application design.

Table 65. SD_REF_CLK and SD_REF_CLK input clock requirements

Parameter	Symbol	Min	Тур	Max	Unit	Note
SD_REF_CLK/ SD_REF_CLK frequency range	^t CLK_REF	_	100/12 5	_	MHz	1
SD_REF_CLK/ SD_REF_CLK clock frequency tolerance	t _{CLK_TOL}	-350	_	+35 0	ppm	
SD_REF_CLK/ SD_REF_CLK reference clock duty cycle	t _{CLK_DUTY}	40	50	60	%	4
SD_REF_CLK/ SD_REF_CLK max deterministic peak-peak Jitter at 10 ⁻⁶ BER	t _{CLK_DJ}	_	_	42	ps	_
SD_REF_CLK/ SD_REF_CLK total reference clock jitter at 10 ⁻⁶ BER (Peak-to-peak jitter at refClk input)	t _{CLK_TJ}	_	_	86	ps	2
SD_REF_CLK/ SD_REF_CLK rising/falling edge rate	t _{CLKRR} /t _{CLKFR}	1	_	4	V/ns	3
Differential input high voltage	V_{IH}	200	_	_	mV	4
Differential input low voltage	V _{IL}	_	_	-20 0	mV	4
Rising edge rate (SD <i>n_</i> REF_CLK) to falling edge rate (SD <i>n_</i> REF_CLK) matching	Rise-Fall Matching	_	_	20	%	5, 6

79

Table 65. SD_REF_CLK and SD_REF_CLK input clock requirements (continued)

Parameter	Symbol	Min	Тур	Max	Unit	Note	
-----------	--------	-----	-----	-----	------	------	--

Note:

- 1. Only 100/125 have been tested. Other in-between values do not work correctly with the rest of the system.
- 2. Limits from PCI Express CEM Rev 2.0
- 3. Measured from –200 mV to +200 mV on the differential waveform (derived from SD*n*_REF_CLK minus SDn_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400-mV measurement window is centered on the differential zero crossing.
- 4. Measurement is taken from the differential waveform.
- 5. Measurement is taken from the single-ended waveform.
- 6. Matching applies to the rising edge for SDn_REF_CLK and falling edge rate for SDn_REF_CLK. It is measured using a 200 mV window centered on the median cross point where SDn_REF_CLK rising meets SDn_REF_CLK falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SDn_REF_CLK should be compared to the fall edge rate of SDn_REF_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 42.




Figure 41. Differential measurement points for rise and fall time




Figure 42. Single-ended measurement points for rise and fall time matching

2.21.2.4 SerDes transmitter and receiver reference circuits

This figure shows the reference circuits for SerDes data lane's transmitter and receiver.




Figure 43. SerDes transmitter and receiver reference circuits

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below, based on the application usage:

- Section 2.22, "PCI Express"
- Section 2.23, "Serial ATA (SATA)"
- Section 2.11.2, "SGMII Interface electrical characteristics"

Note that external AC Coupling capacitor is required for the above three serial transmission protocols per the protocol's standard requirements.

2.22 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the P1010.

2.22.1 DC requirements for PCI Express SD_REF_CLK and SD_REF_CLK

For more information, see Section 2.21.2.2, "DC level requirement for SerDes reference clocks."

2.22.2 PCI Express DC physical layer specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

2.22.2.1 PCI Express DC physical layer transmitter specifications

This section discusses PCI Express DC physical layer transmitter specifications for 2.5 Gb/s.

This table defines the PCI Express (2.5 Gb/s) DC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Table 66. PCI Express (2.5Gb/s) Differential transmitter (TX) output DC specifications

For recommended operating conditions, see Table 3.

Symbol	Parameter	Min	Typical	Max	Unit	Comments
I M-DII I P-P	Differential Peak-to-Peak Output Voltage	800	1000	1200	mV	$V_{TX-DIFFp-p} = 2*IV_{TX-D+} - V_{TX-D-}I$. See Note 1.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 66. PCI Express (2.5Gb/s) Differential transmitter (TX) output DC specifications (continued)

For recommended operating conditions, see Table 3.

Symbol	Parameter	Min	Typical	Max	Unit	Comments
V _{TX-DE-RATIO}	De- Emphasized Differential Output Voltage (Ratio)	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1.
Z _{TX-DIFF-DC}	DC Differential TX Impedance	80	100	120	Ω	TX DC Differential mode Low Impedance
Z _{TX-DC}	Transmitter DC Impedance	40	50	60	Ω	Required TX D+ as well as D- DC Impedance during all states

Note:

2.22.2.2 PCI Express DC physical layer receiver specifications

This section discusses PCI Express DC physical layer receiver specifications for 2.5 Gb/s.

This table defines the PCI Express (2.5 Gb/s) DC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Table 67. PCI Express (2.5 Gb/s) differential receiver (RX) input DC specifications

For recommended operating conditions, see Table 3.

Symbol	Parameter	Min	Typical	Max	Unit	Comments
V _{RX-DIFFp-p}	Differential Input Peak-to-Peak Voltage	175	_	1200	mV	$V_{\text{RX-DIFFp-p}} = 2^* V_{\text{RX-D+}} - V_{\text{RX-D-}} .$ See Note 1.
Z _{RX-DIFF-DC}	DC Differential Input Impedance	80	100	120	Ω	RX DC Differential mode impedance. See Note 2
Z _{RX-DC}	DC Input Impedance	40	50	60	Ω	Required RX D+ as well as D- DC Impedance (50 ± 20% tolerance). See Notes 1 and 2.
Z _{RX-HIGH-IMP-DC}	Powered Down DC Input Impedance	50 k	_	_	Ω	Required RX D+ as well as D- DC Impedance when the Receiver terminations do not have power. See Note 3.
V _{RX-IDLE-DET-DIFFp-p}	Electrical Idle Detect Threshold	65	_	235	mV	V _{RX-IDLE-DET-DIFFp-p} = 2*IV _{RX-D+} -V _{RX-D-} I Measured at the package pins of the Receiver

Note:

- Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 44 should be used
 as the RX device when taking measurements. If the clocks to the RX and TX are not derived from the same reference clock,
 the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 2. Impedance during all LTSSM states. When transitioning from a Fundamental Reset to Detect (the initial state of the LTSSM) there is a 5 ms transition time before Receiver termination values must be met on all un-configured Lanes of a Port.
- The RX DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a Receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

^{1.} Specified at the measurement point into a timing and voltage compliance test load, as shown in Figure 44, and measured over any 250 consecutive TX UIs.

2.22.3 PCI Express AC physical layer specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

2.22.3.1 PCI Express AC physical layer transmitter specifications

This section discusses the PCI Express AC physical layer transmitter specifications for 2.5Gb/s.

This table defines the PCI Express (2.5Gb/s) AC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 68. PCI Express (2.5Gb/s) differential transmitter (TX) output AC specifications

Symbol	Parameter	Min	Typical	Max	Unit	Comments
UI	Unit Interval	399.8 8	400.00	400.1 2	ps	Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1.
T _{TX-EYE}	Minimum TX Eye Width	0.70	_	_	UI	The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3.
T _{TX-EYE-MEDIAN-to} -MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median.	_	_	0.15	UI	Jitter is defined as the measurement variation of the crossing points ($V_{TX\text{-}DIFFp\text{-}p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3.
C _{TX}	AC Coupling Capacitor	75	_	200	nF	All Transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 4.

Note:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage compliance test load, as shown in Figure 44, and measured over any 250 consecutive TX UIs.
- 3. A T_{TX-EYE} = 0.70 UI provides for a total sum of deterministic and random jitter budget of T_{TX-JITTER-MAX} = 0.30 UI for the Transmitter collected over any 250 consecutive TX UIs. The T_{TX-EYE-MEDIAN-to-MAX-JITTER} median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. P1010 SerDes transmitter does not have CTX built-in. An external AC Coupling capacitor is required.

2.22.3.2 PCI Express AC physical layer receiver specifications

This section discusses the PCI Express AC physical layer receiver specifications for 2.5 Gb/s.

This table defines the AC specifications for the PCI Express (2.5 Gb/s) differential input at all receivers (RXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 69. PCI Express (2.5 Gb/s) Differential Receiver (rx) input AC specifications

Symbol	Parameter	Min	Typical	Max	Unit	Comments
UI	Unit Interval	399.88	400.00	400.12		Each UI is 400 ps \pm 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 69. PCI Express (2.5 Gb/s) Differential Receiver (rx) input AC specifications (continued	Table 69. PCI Express	(2.5 Gb/s) Differenti	al Receiver (rx)	input AC s	pecifications ((continued)
--	-----------------------	-----------------------	------------------	------------	-----------------	-------------

Symbol	Parameter	Min	Typical	Max	Unit	Comments
T _{RX-EYE}	Minimum Receiver Eye Width	0.4		_	UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI. See Notes 2 and 3.
T _{RX-EYE-MEDIAN-} to-MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median.	1	_	0.3		Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3 and 4.

Note:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 44 should be used as the RX device when taking measurements. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A T_{RX-EYE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

2.22.3.3 Compliance test and measurement load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in this figure.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D- package pins.




Figure 44. Compliance Test/Measurement Load

2.23 Serial ATA (SATA)

This section describes the DC and AC electrical specifications for the serial ATA (SATA) interface.

2.23.1 SATA DC Electrical characteristics

This section describes the DC electrical characteristics for SATA.

2.23.1.1 SATA DC transmitter output characteristics

This table provides the DC differential transmitter output DC characteristics for the SATA interface at Gen1i or 1.5 Gbits/s transmission.

Table 70. Gen1i/1.5G transmitter (Tx) DC specifications

At recommended operating conditions with $SDx_AV_{DD} = 1$.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Tx differential output voltage	V _{SATA_TXDIFF}	400	475	600	mV p-p	1
Tx differential pair impedance	Z _{SATA_TXDIFFIM}	85	100	115	Ω	2

Note:

- 1. Terminated by 50 Ω load.
- 2. DC impedance

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen2i or 3.0 Gbits/s transmission.

Table 71. Gen 2i/3G transmitter (Tx) DC specifications

At recommended operating conditions with $SDx_AV_{DD} = 1$.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Tx diff output voltage	V _{SATA_TXDIFF}	400	522.5	700	mV p-p	1
Tx differential pair impedance	Z _{SATA_TXDIFFIM}	85	100	115	Ω	_

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Table 71. Gen 2i/3G transmitter (Tx) DC specifications (continued)

At recommended operating conditions with $SDx_AV_{DD} = 1$.

Parameter	Symbol	Min	Тур	Max	Unit	Note	
-----------	--------	-----	-----	-----	------	------	--

Note:

1. Terminated by 50 Ω load.

2.23.1.2 SATA DC receiver (Rx) input characteristics

This table provides the Gen1i or 1.5 Gbits/s differential receiver input DC characteristics for the SATA interface.

Table 72. Gen1i/1.5 G receiver (Rx) input DC specifications

At recommended operating conditions with $SDx_AV_{DD} = 1$.

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential input voltage	V _{SATA_RXDIFF}	240	475	600	mV p-p	1
Differential Rx input impedance	Z _{SATA_RXSEIM}	85	100	115	Ω	_
OOB signal detection threshold	V _{SATA_OOB}	50	120	240	mV p-p	5

Note:

1. Voltage relative to common of either signal comprising a differential pair

This table provides the Gen2i or 3 Gbits/s differential receiver input DC characteristics for the SATA interface.

Table 73. Gen2i/3 G receiver (Rx) input DC specifications

At recommended operating conditions with $SDx_AV_{DD} = 1$.

Parameter	Symbol	Min	Typical	Max	Unit	Note
Differential input voltage	V _{SATA_RXDIFF}	275	475	750	mV p-p	1
Differential Rx input impedance	Z _{SATA_RXSEIM}	85	100	115	Ω	2
OOB signal detection threshold	V _{SATA_OOB}	75	120	275	mV p-p	2

Note:

- 1. Voltage relative to common of either signal comprising a differential pair
- 2. DC impedance

2.23.2 SATA AC timing specifications

This section discusses the SATA AC timing specifications.

2.23.2.1 AC requirements for SATA REF_CLK

The AC requirements for the SATA reference clock are listed in this table to be guaranteed by the customer's application design.

Table 74. SATA Reference clock input requirements

At recommended operating conditions with SDx_AV_{DD} = 1

Parameter	Symbol	Min	Тур	Max	Uni t	Note
SD_REF_CLK/SD_REF_CLK frequency range	t _{CLK_REF}		100/125 /150	_	MH z	1
SD_REF_CLK/SD_REF_CLK clock frequency tolerance	t _{CLK_TOL}	-350	_	+35 0	pp m	
SD_REF_CLK/SD_REF_CLK reference clock duty cycle (measured at 1.6 V)	t _{CLK_DUT}	40	50	60	%	
SD_REF_CLK/SD_REF_CLK cycle-to-cycle clock jitter (period jitter)	t _{CLK_CJ}	_	_	100	ps	2
SD_REF_CLK/SD_REF_CLK total reference clock jitter, phase jitter (peak-peak)	t _{CLK_PJ}	-50	_	+50	ps	2, 3, 4

Note:

- 1. Caution: Only 100, 125, and 150 MHz have been tested. In-between values do not work correctly with the rest of the system.
- 2. At RefClk input
- 3. In a frequency band from 150 kHz to 15 MHz at BER of 10^{-12}
- 4. Total peak-to-peak deterministic jitter should be less than or equal to 50 ps.

This figure shows the reference clock timing waveform.




Figure 45. Reference clock timing waveform

2.23.3 AC transmitter output characteristics

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen1i or 1.5 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

Table 75. Gen1i/1.5 G transmitter (Tx) AC specifications

At recommended operating conditions with $SDx_AV_{DD} = 1$

Parameter	Symbol	Min	Тур	Max	Unit	Note
Channel speed	t _{CH_SPEED}	_	1.5	_	Gbps	_
Unit Interval	T _{UI}	666.4333	666.6667	670.2333	ps	_
Total jitter data-data 5 UI	U _{SATA_TXTJ5UI}	_	_	0.355	UI p-p	1
Total jitter, data-data 250 UI	U _{SATA_TXTJ250UI}	_	_	0.47	UI p-p	1
Deterministic jitter, data-data 5 UI	U _{SATA_TXDJ5UI}	_	_	0.175	UI p-p	1
Deterministic jitter, data-data 250 UI	U _{SATA_TXDJ250UI}	_	_	0.22	UI p-p	1

Note:

1. Measured at Tx output pins peak to peak phase variation, random data pattern.

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen2i or 3.0 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

Table 76. Gen 2i/3 G transmitter (Tx) AC specifications

At recommended operating conditions with $SDx_AV_{DD} = 1$

Parameter	Symbol	Min	Тур	Max	Unit	Note
Channel speed	t _{CH_SPEED}	_	3.0	_	Gbps	_
Unit Interval	T _{UI}	333.2167	333.3333	335.1167	ps	_
Total jitter f _{C3dB} = f _{BAUD} ÷ 10	U _{SATA_TXTJfB/10}	_	_	0.3	UI p-p	1
Total jitter f _{C3dB} = f _{BAUD} ÷ 500	U _{SATA_TXTJfB/500}	_	_	0.37	UI p-p	1
Total jitter f _{C3dB} = f _{BAUD} ÷ 1667	U _{SATA_TXTJfB/1667}	_	_	0.55	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 10$	U _{SATA_TXDJfB/10}	_	_	0.17	UI p-p	1
Deterministic jitter, $f_{C3dB} = f_{BAUD} \div 500$	U _{SATA_TXDJfB/500}	_	_	0.19	UI p-p	1
Deterministic jitter, f _{C3dB} = f _{BAUD} ÷ 1667	U _{SATA_TXDJfB/1667}	_	_	0.35	UI p-p	1

Note:

1. Measured at Tx output pins peak-to-peak phase variation, random data pattern

Hardware design considerations

2.23.4 AC differential receiver input characteristics

This table provides the Gen1i or 1.5 Gbits/s differential receiver input AC characteristics for the SATA interface. The AC timing specifications do not include RefClk jitter.

Table 77. Gen 1i/1.5G receiver (Rx) AC specifications

At recommended operating conditions with SDx_AV_{DD} = 1

Parameter	Symbol	Min	Typical	Max	Unit	Note
Unit Interval	T _{UI}	666.4333	666.6667	670.2333	ps	_
Total jitter data-data 5 UI	U _{SATA_TXTJ5UI}	_	_	0.43	UI p-p	1
Total jitter, data-data 250 UI	U _{SATA_TXTJ250UI}	_	_	0.60	UI p-p	1
Deterministic jitter, data-data 5 UI	U _{SATA_TXDJ5UI}	_	_	0.25	UI p-p	1
Deterministic jitter, data-data 250 UI	U _{SATA_TXDJ250UI}	_	_	0.35	UI p-p	1

Note:

This table provides the differential receiver input AC characteristics for the SATA interface at Gen2i or 3.0 Gbits/s transmission. The AC timing specifications do not include RefClk jitter.

Table 78. Gen 2i/3G receiver (Rx) AC specifications

Parameter	Symbol	Min	Typical	Max	Unit	Note
Unit Interval	T _{UI}	333.2167	333.3333	335.1167	ps	_
Total jitter f _{C3dB} = f _{BAUD} ÷ 10	U _{SATA_TXTJfB/10}	_	_	0.46	UI p-p	1
Total jitter f _{C3dB} = f _{BAUD} ÷ 500	U _{SATA_TXTJfB/500}	_	_	0.60	UI p-p	1
Total jitter f _{C3dB} = f _{BAUD} ÷ 1667	U _{SATA_TXTJfB/1667}	_	_	0.65	UI p-p	1
Deterministic jitter, f _{C3dB} = f _{BAUD} ÷ 10	U _{SATA_TXDJfB/10}	_	_	0.35	UI p-p	1
Deterministic jitter, f _{C3dB} = f _{BAUD} ÷ 500	U _{SATA_TXDJfB/500}	_	_	0.42	UI p-p	1
Deterministic jitter, f _{C3dB} = f _{BAUD} ÷ 1667	U _{SATA_TXDJfB/1667}	_	_	0.35	UI p-p	1

Note:

3 Hardware design considerations

3.1 System clocking

This section describes the PLL configuration of the P1010. Note that the platform clock is identical to the internal Core Complex Bus (CCB) clock.

This device includes 6 PLLs, as follows:

The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio
between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in
Section 3.1.2, "Platform to SYSCLK PLL ratio."

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

^{1.} Measured at receiver

^{1.} Measured at receiver

- The e500 core PLL generates the core clock from the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 3.1.3, "e500 core to platform clock PLL ratio."
- The DDR PLL generates the clocking for the DDR SDRAM controller. The frequency ratio between DDR clock and platform clock is selected using the DDR PLL ratio configuration bits as described in section Section 3.1.4, "DDR/SYSCLK PLL ratio."
- Each of the two SerDes blocks has a PLL.
- USB PHY PLL generates the clocking for internal USB PHY.

3.1.1 Clock ranges

This table provides the clocking specifications for the processor core, platform, memory.

Table 79. Processor clocking specifications

Characteristic	Maximum	Frequency	Unit	Note
Cital acteristic	Min	Max	Oill	Note
e500 core processor frequency	400	1000	MHz	1, 2, 3
Platform CCB bus clock frequency	267	400	MHz	1, 4, 5

Note:

- Caution: The platform clock to SYSCLK ratio and e500 core to platform clock ratio settings must be chosen such that
 the resulting SYSCLK frequency, e500 (core) frequency, and platform clock frequency do not exceed their respective
 maximum or minimum operating frequencies. See Section 3.1.2, "Platform to SYSCLK PLL ratio," and Section 3.1.3,
 "e500 core to platform clock PLL ratio," and Section 3.1.4, "DDR/SYSCLK PLL ratio," for ratio settings.
- 2. The minimum e500 core frequency is based on the minimum platform clock frequency of 267 MHz.
- 3. The reset config signal cfg_core_speed must be pulled low if the core frequency is 500MHz or below.
- 4. These values are preliminary and subject to change.
- 5. The reset config signal cfg_plat_speed must be pulled low if the CCB bus frequency is lower than 300 MHz.

3.1.1.1 DDR clock ranges

The DDR memory controller can run only in asynchronous mode.

This table provides the clocking specifications for the memory bus.

Table 80. Memory Bus Clocking specifications

Characteristic	Min	Max	Unit	Note
Memory bus clock frequency	333	400	MHz	1, 2, 3

Note:

- Caution: The platform clock to SYSCLK ratio and e500 core to platform clock ratio settings must be chosen such that the
 resulting SYSCLK frequency, e500 (core) frequency, and platform frequency do not exceed their respective maximum or
 minimum operating frequencies. See Section 3.1.2, "Platform to SYSCLK PLL ratio," and Section 3.1.3, "e500 core to
 platform clock PLL ratio," and Section 3.1.4, "DDR/SYSCLK PLL ratio," for ratio settings.
- 2. The memory bus clock refers to the P1010 memory controllers' Dn_MCK[0:5] and Dn_MCK[0:5] output clocks, running at half of the DDR data rate.
- 3. In asynchronous mode, if the DDR data rate to the CCB clock rate is greater than 3:1 (i.e. DDR=3:CCB=1), than the DDR performance monitor statistic accuracy cannot be guaranteed.

As a general guideline, the following procedures can be used for selecting the DDR data rate or platform frequency:

1. Start with the processor core frequency selection.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Hardware design considerations

- 2. Once the processor core frequency is determined, select the platform frequency from the options listed in Table 82.
- 3. Check the platform to SYSCLK ratio to verify a valid ratio can be choose from Table 84.
- 4. DDR data rate must be greater than the platform frequency. In other words, running DDR data rate lower than the platform frequency in asynchronous mode is not supported by the P1010.
- 5. Verify all clock ratios to ensure that there is no violation to any clock and/or ratio specification.

3.1.2 Platform to SYSCLK PLL ratio

The clock that drives the internal CCB bus is called the platform clock. The frequency of the platform clock is set using the following reset signals, as shown in Table 81:

- SYSCLK input signal
- Binary value on IFC_AD[0:2] at power up

These signals must be pulled to the desired values.

Table 81. Platform/SYSCLK clock ratios

Binary Value of IFC_AD[0:2]Signals	Platform: SYSCLK Ratio
000	4:1
001	5:1
010	6:1
All Others	Reserved

3.1.3 e500 core to platform clock PLL ratio

The clock ratio between the e500 core and the platform clock is determined by the binary value of IFC_AD[3:5] signals at power up. Table 82 describes the supported ratios. Note that IFC_AD[6] must be pulled low if the core frequency is 450 MHz or below.

Table 82. e500 core to platform clock ratios

Binary Value of IFC_AD[3:5]Signals	e500 Core: Platform Ratio
010	1:1
011	1.5:1
100	2:1
101	2.5:1
110	3:1
All Others	Reserved

3.1.4 DDR/SYSCLK PLL ratio

This table describes the clock ratio between the DDR memory controller complex and the DDR PLL reference clock, SYSCLK, which is not the memory bus clock. The DDR memory controller complex clock frequency is equal to the DDR data rate.

91

Table 83. DDR Clock ratio

Binary Value of IFC_AD[7:8]Signals	DDR:SYSCLK Ratio
00	8:1
01	10:1
10	12:1
11	Reserved

3.1.5 Frequency options

This section discusses interface frequency options.

3.1.5.1 SYSCLK and platform frequency options

This table shows the expected frequency options for SYSCLK and platform frequencies.

Table 84. SYSCLK and platform frequency options

	SYSCLK (MHz)			
Platform: SYSCLK Ratio	66.66 83.33		100.00	
	Platform Frequency (MHz) ¹			
4:1	267	333	400	
5:1	333	_	_	
6:1	400	_	_	

Note:

3.2 Supply power default setting

P1010 is capable of supporting multiple power supply levels on its I/O supply. Table 85 shows the encoding used to select the voltage level for each I/O supply.

Table 85. Default voltage level for BV_{DD}

BV _{DD} _VSEL [0:1]	I/O Voltage Level
00	3.3 V
01	2.5 V
10	1.8 v
11	3.3 v

Platform frequency values are shown rounded down to the nearest whole number (decimal place accuracy removed)

3.3 Power supply design and sequencing

3.3.1 PLL power supply filtering

Each of the PLLs is provided with power through independent power supply pins. The AV_{DD} level should always be equivalent to V_{DD}, and these voltages must be derived directly from V_{DD} through a low frequency filter scheme.

The recommended solution for PLL filtering is to provide independent filter circuits per PLL power supply, as illustrated in Figure 46, one for each of the AV_{DD} pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLL's resonant frequency range from a 500-kHz to 10-MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of device footprint, without the inductance of vias.

This figure shows the PLL power supply filter circuit for AV_{DD CORE}, AV_{DD DDR}, AV_{DD PLAT}.

NOTE

- $R = 5\Omega \pm 5\%$
- $C1 = 10\mu F \pm 10\%$, 603, X5R with ESL ≤ 0.5 nH
- $C2 = 1\mu F \pm 10\%, 402 \text{ X5R with ESL} \le 0.5 \text{ nH}$





Figure 46. P1010 PLL power supply filter circuit

The SD1_AV_{DD}, SD2_AV_{DD} and USBVDD1_0 signals provides power for the analog portions of the SerDes PLL and USB PHY PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following Figure 47. For maximum effectiveness, the filter circuit should be placed as closely as possible to the device balls to ensure it filters out as much noise as possible. The ground connection should be near the SD1_AV_{DD}, SD2_AV_{DD} and USBVDD1_0 balls. The $0.003-\mu F$ capacitor is closest to the balls, followed by two $2.2-\mu F$ capacitor, and finally the $1-\Omega$ resistor to the board supply plane. The capacitors are connected from SD1_AV_{DD}, SD2_AV_{DD} and USBVDD1_0 to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide and direct.

This figure shows the PLL power supply filter circuit for SD1_AV_{DD}, SD2_AV_{DD} and USBVDD1_0.



1. An 0805 sized capacitor is recommended for system initial bring-up

Figure 47. SerDes PLL power supply filter circuit

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4 92 Freescale Semiconductor

3.4 Decoupling recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the P1010 system. The device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , BV_{DD} , OV_{DD} , OV_{DD} , and OV_{DD} , and OV

These capacitors should have a value of 0.01 or 0.1 µF. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , BV_{DD} , and BV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330 μ F (AVX TPS tantalum or Sanyo OSCON).

3.5 SerDes block power supply decoupling recommendations

The SerDes block requires a clean, tightly regulated source of power (SV_{DD} and XV_{DD}) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

Only surface mount technology (SMT) capacitors should be used to minimize inductance. Connections from all capacitors to power and ground should be done with multiple vias to further reduce inductance.

- 1. The board should have at least 10 x 10-nF SMT ceramic chip capacitors as close as possible to the supply balls of the device. Where the board has blind vias, these capacitors should be placed directly below the chip supply and ground connections. Where the board does not have blind vias, these capacitors should be placed in a ring around the device as close to the supply and ground connections as possible.
- 2. There should be a 1-µF ceramic chip capacitor on each side of the device. This should be done for all SerDes supplies.
- 3. Between the device and any SerDes voltage regulator there should be a 10-μF, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a 100-μF, low ESR SMT tantalum chip capacitor. This should be done for all SerDes supplies.

3.6 Connection recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs should be tied to V_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} as required. All unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected. Power and ground connections must be made to all external V_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and GND pins of the device.

3.7 Pull-up and pull-down resistor requirements

The P1010 requires weak pull-up resistors on open drain type pins including I^2C pins (1 k Ω is recommended) and MPIC interrupt pins (2–10 k Ω is recommended).

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 50.

NOTE

Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions, because most have asynchronous behavior, and spurious assertion gives unpredictable results.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

Output buffer DC impedance 3.8

The P1010 drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 (output impedance) for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 61). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$. Here OV_{DD} refers to the power supply associated with that particular pin, to know about the supply associated with any pin see Table 48.




Figure 48. Driver Impedance measurement

This table summarizes the signal impedance targets. The driver impedances are targeted at minimum V_{DD}, nominal OV_{DD}, 90°C.

Impedance	IFC, Ethernet, DUART, Control, Configuration, Power Management	DDR DRAM	Symbol	Unit
R _N	43	20	Z ₀	Ω
R _P	43	20	Z ₀	Ω

Table 86. Impedance characteristics

Note: Nominal supply voltages. See Table 3.

3.9 Configuration pin muxing

The P1010 provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when HRESET deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 k Ω . This value should permit the 4.7-k Ω resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled

only during HRESET (and for platform /system clocks after HRESET deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout, including stubless connections to these pull-down resistors, coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

3.10 JTAG configuration signals

Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE 1149.1 specification, but is provided on all processors that implement the PowerPC architecture. The device requires TRST to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, generally systems assert TRST during the power-on reset flow. Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP) function.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.


The arrangement shown in Figure 50 allows the COP port to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$, while ensuring that the target can drive $\overline{\text{HRESET}}$ as well.

The COP interface has a standard header, shown in Figure 50 for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC).

Regardless of the numbering, the signal placement recommended in Figure 50 is common to all known emulators.



Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10 Ω resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- 5. This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed or removed.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

Figure 49. JTAG interface connection

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4




Figure 50. COP connector physical pinout

3.10.1 Termination of unused signals

If the JTAG interface and COP header is not used, Freescale recommends the following connections:

- \overline{TRST} should be tied to \overline{HRESET} through a 0 k Ω isolation resistor so that it is asserted when the system reset signal (\overline{HRESET}) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 50. If this is not possible, the isolation resistor allows future access to \overline{TRST} in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to OV_{DD} through a 10 k Ω resistor. This prevents TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.

3.11 Guidelines for high-speed interface termination

If the high-speed SerDes interface is not used at all, the unused pin should be terminated as described in this section. However, the SerDes must always have power applied to its supply pins.

The following pins must be left unconnected (float):

- SD_TX[3:0]
- SD_TX[3:0]

The following pins must be connected to GND:

- SD_RX[3:0]
- $\overline{SD}RX[3:0]$
- SD_REF_CLK
- SD_REF_CLK

Hardware design considerations

3.12 Thermal

This section describes the thermal specifications of the P1010.

3.12.1 Thermal characteristics

This table provides the package thermal characteristics.

Table 87. Package thermal characteristics

Characteristic	JEDEC Board	Symbol	Value	Unit	Note
Junction-to-ambient Natural Convection	Single layer board (1s)	$R_{\theta JA}$	34	°C/W	1, 2
Junction-to-ambient Natural Convection	Four layer board (2s2p)	$R_{\theta JA}$	22	°C/W	1, 2, 3
Junction-to-ambient (at 200 ft/min)	Single layer board (1s)	$R_{\theta JMA}$	27	°C/W	1, 3
Junction-to-ambient (at 200 ft/min)	Four layer board (2s2p)	$R_{\theta JMA}$	18	°C/W	1, 3
Junction-to-board thermal	_	$R_{\theta JB}$	11	°C/W	4
Junction-to-case thermal	_	$R_{\theta JC}$	7	°C/W	5
Junction-to-package top thermal	Natural Convection	$\Psi_{\sf JT}$	2	°C/W	6

Note:

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 and JESD51-6 with the board (JESD51-9) horizontal.
- 3. Per JEDEC JESD51-6 with board horizontal.
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

This table provides the thermal resistance with heat sink in open flow.

Table 88. Thermal resistance with heat sink in open flow

Heat Sink with Thermal Grease	Air Flow	Thermal Resistance (°C/W)
23x23x10 mm Pin Fin	Natural Convection	16.9
	0.5 m/s	13.4
	1 m/s	11.6
	2 m/s	10.0
35x35x18 mm Pin Fin	Natural Convection	13.8
	0.5 m/s	10.7
	1 m/s	9.3
	2 m/s	8.6

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

99

Heat Sink with Thermal Grease	Air Flow	Thermal Resistance (°C/W)
53x54x25 mm Pin Fin	Natural Convection	11.5
	0.5 m/s	9.1
	1 m/s	8.3
	2 m/s	7.9

Table 88. Thermal resistance with heat sink in open flow (continued)

Simulations with heat sinks were done with the package mounted on the 2s2p thermal test board. A power value of TBD was used for the heat sink simulations. The thermal interface material was a typical thermal grease such as Dow Corning 340 or Wakefield 120 grease.

3.12.2 Recommended thermal model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Freescale sales office.

3.12.3 Thermal management information

This section provides thermal management information for the plastic ball grid array (WB-TePBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. The recommended attachment method to the heat sink is shown in Figure 51. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 10 pounds force (45 Newton).




Figure 51. Package exploded cross-sectional view with several heat sink options

The system board designer can choose between several types of heat sinks to place on the device. Ultimately, the final selection of an appropriate heat sink depends on factors such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

Package information

4 Package information

The following section describes the detailed content and mechanical description of the package.

4.1 Package parameters for P1010

The package type is 19mm × 19mm, 425 plastic ball grid array (WB-TePBGA-1). The package parameters are as follows:

Package outline $19 \text{ mm} \times 19 \text{mm}$

Interconnects 425
Pitch 0.8 mm

Module height (typical) 1.50 mm to 1.90 mm (Maximum)

Solder Balls 3.5% Ag, 96.5% Sn

Ball diameter (typical) 0.45 mm

4.2 Mechanical dimensions of P1010 WB-TePBGA

This figure shows mechanical dimensions and bottom surface nomenclature of the P1010 WB-TePBGA.

NOTE

- All dimensions are in millimeters.
- Dimensioning and tolerancing per ASME Y14. 5M-1994.
- Maximum solder ball diameter measured parallel to Datum A.
- Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- Parallelism measurement shall exclude any effect of mark on top surface of package.




Figure 52. Mechanical Dimensions of P1010 WB-TePBGA package

5 Security fuse processor

The P1010 implements the QorIQ platform's trust architecture, supporting capabilities such as secure boot. Use of the trust architecture features is dependent on programming fuses in the Security Fuse Processor (SFP). The details of the trust architecture and SFP can be found in the P1010 QorIQ Integrated Processor Reference Manual.

In order to program SFP fuses, the user is required to supply 1.5 V to the POV_{DD} pin per Section 2.2, "Power sequencing." POV_{DD} should only be powered for the duration of the fuse programming cycle, with a per device limit of two fuse programming cycles. All other times POV_{DD} should be connected to GND. The sequencing requirements for raising and lowering POV_{DD} are shown in Figure 3. To ensure device reliability, fuse programming must be performed within the recommended fuse programming temperature range per Table 3.

Users not implementing the QorIQ platform's trust architecture features are not required to program fuses and should connect POV_{DD} to GND.

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

6 Ordering information

This table provides the Freescale part numbering nomenclature for the P1010. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. Each part number also contains a revision code which refers to the die mask revision number.

р	1	01	а	X	t	е	n	С	d	r
Generation	Platform	Number of Cores	Derivative	Qual Status	Temp. Range	Encryption	Package Type	CPU Frequency	DDR Speed	Die Revision
P = 45 nm	1	01 = Single core	0	P = Prototype C = Qual'd to Commercial Tier N = Qual'd to Industrial Tier	S = Std Temp X = Ext. Temp	E = SEC Present N = SEC Not Present	5 = TEPBGA-1 Pb free	H = 800 MHz F = 667 MHz D = 533 MHz K = 1000MHz	H = 800 MHZ F= 667 MHz	A = Rev 1.0 B = Rev 2.01

Table 89. Part numbering nomenclature

6.1 Part marking

Parts are marked as the example shown in Figure 53.

NOTE

- ATWLYYWW is the traceability code.
- CCCCC is the country code.
- MMMMM is the mask number.
- YWWLAZ is the assembly traceability code.
- P101axtencdr is the orderable part number. See Table 89 for details.




Figure 53. Part marking for WB-TePBGA device

7 Product documentation

The following documents are required for a complete description of the device and are needed to design properly with the part:

- P1010 QorIQ Integrated Processor Reference Manual (P1010RM)
- e500 PowerPC Core Reference Manual (E500CORERM)

P1010 QorlQ Integrated Processor Hardware Specifications, Rev. 4

8 Revision history

This table summarizes a revision history for this document.

Table 90. Revision history

Rev. Number	Date	Substantive Change(s)
4	05/2014	In Table 89 added part numbering information for die revision 2.01.
3	04/2014	 In Table 1, modified IO type of SD2_RX_1 from output to input. In note above Figure 2, added serdes reference clock. In Table 2, modified characteristics column for symbol 'LVDD', 'LVIN', 'OVDD', and 'OVIN'. In Table 3, modified characteristics column for symbol 'LVDD', 'LVIN', 'OVDD', and 'OVIN'. In Table 45, added min frequency for USB_CLK_IN. In Table 58, replaced BV_{IN} with OV_{IN}. In Table 59, replaced BV_{IN} with LV_{IN}. Removed the table, "GPIO DC electrical characteristics (1.8 V)". Added a note in Section 2.18.1, "GPIO DC electrical characteristics.
2	03/2013	 In Table 3, modified names of temperature ranges. In Table 9, added power numbers for 1000 MHz CPU frequency. In Table 9, added power numbers for SVDD power for typical and maximum. In Table 79, modified max core clock frequency to 1000 MHz. In Table 89, added option for parts with CPU frequency of 1000 MHz.
1	06/2012	 Everywhere replaced signal name ALE with AVD. In Table 1, replaced note references from 5 to 25 for following signals, cfg_sys_pll_0, cfg_sys_pll_1, cfg_sys_pll_2, cfg_ddr_pll_0, cfg_ddr_pll_1, cfg_core_pll_0, cfg_core_pll_1, cfg_core_pll_2, cfg_rom_loc[0], cfg_rom_loc[1], cfg_rom_loc[2], cfg_rom_loc[3] because these signals doesn't have internal pull-ups during POR sequence. In Table 1, modified note associated with IBIAS_REXT signal. Modified IBIAS_REXT termination circuit and added an programming sequence. In Table 3, removed note 4. Not applicable. In Table 10, modified typical and max I/O power numbers for USB PHY. In Table 6, modified "Maximum valid-to-high impedance time for actively driven POR configurations with respect to negation of HRESET (max)" from 8 to 5. In Table 23, modified tDDKHDX, tDDKLDX (min) for 800MHz from 275 to 225 ns. In Table 33, modified note 4 to represent correct register fields. In note 4 of Table 49, replaced tLBOTOT with tIBOTOT. In Table 55, modified specifications for tJTDVKH and tJTKLDV. From Figure 32, removed tl2CR and tl2CF because those are not needed. These parameters are not mentioned in table either. In Table 45, under conditions colum for total input jitter spec for USBPHY_CLK, changed "peak to peak" to "RMS".
0	11/2011	Initial public release

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QorlQ is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2011-2014 Freescale Semiconductor, Inc.

Document Number: P1010EC

Rev. 4 05/2014





X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

A2C00010998 A ALXD800EEXJCVD C3 A2C00010729 A TS68040MF33A BOXSTCK1A8LFCL UPD78F0503AMCA-CAB-G
Z8018008VEG T1024NXN7MQA T2080NXE8PTB T2080NSE8PTB T1024NXE7MQA CM8063501521600S R19L T2080NXE8T1B
LS1043AXE7MQB LS1043ASE7QQB LS1012AXE7HKA T4240NSN7PQB MVF30NN152CKU26 FH8067303534005S R3ZM
R9A07G044L24GBG#AC0 HW8076502640002S R38F R7S721030VLFP#AA0 MCIMX6U5DVM10AC TEN54LSDV23GME
MPC8314VRAGDA MPC8315VRAGDA PIC16F1828-I/SS PIC16F690T-I/SS PIC16F877-20/PQ PIC16F1823-I/SL PIC18LF14K50-I/SS
LS1021AXN7HNB AT91SAM9XE256-CU NS7520B-1-I46 AT91SAM9G35-CU AT91SAM9X25-CU ST7FLIT35F2DAKTR
Z84C0006PEG AM1808EZWT4 MPC8347CVRADDB MCIMX6V7DVN10AB LS1043ASN7PQB GD32F303RCT6 MPC5121YVY400B
SMS3700HAX4DQE ADD4200IAA5DOE ST7PLITE05OBXTR AT91RM9200-CJ-002 AT91RM9200-QU-002 AT91SAM9CN12B-CFU