Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriverRev. 3 — 28 September 2018Product data sheet

## **1** General description

PTN36502/PTN36502A is a Type-C USB 3.1 Gen 1/ DP1.2 combo redriver that is optimized for USB 3.1 Gen 1 and DisplayPort applications on either the Downstream Facing Port (DFP) or Upstream Facing Port (UFP) by following the four high-speed differential data flows to extend the signal reach.

PTN36502/PTN36502A addresses high-speed signal quality enhancement requirements for implementation of a USB Type-C interface in a platform that supports the VESA DisplayPort Alt Mode Standard v1.0a, includes a DisplayPort Branch or Sink function.

PTN36502/PTN36502A has three ternary (3-level) configuration pins (SCL/C1, SDA/ C2 and EN), and depending on the state of EN pin during Power-On Reset (POR), the device gets into GPIO mode or I<sup>2</sup>C mode. When EN is driven LOW during POR, PTN36502/PTN36502A operates under GPIO mode, and these three ternary pins are used to configure DFP/UFP configuration followed by mode setting (USB 3.1 Gen 1 and DisplayPort TX and RX function selection), as well as selecting receive equalization, transmit de-emphasis and output swing level. To support applications that require greater level of configurability, PTN36502/PTN36502A can operate in I<sup>2</sup>C mode when EN pin is left open (OPEN/NC) during POR.

For DisplayPort (DP) operation, PTN36502/PTN36502A has a built-in internal crossbar function that can swap AUXP and AUXN signals for supporting plug orientation. PTN36502/PTN36502A monitors the AUX transactions and adjusts the DisplayPort transmitter's output swing and emphasis setting during DP Link training accordingly.

PTN36502/PTN36502A has built-in advanced power management capability that enables significant power saving under USB 3.1 Gen 1 Low power modes (U2/U3). It can detect LFPS signaling and link electrical conditions and can dynamically activate/deactivate internal circuitry and logic. The device performs these actions without host software intervention and conserves power. The host processor keeps PTN36502/PTN36502A in deep power saving or USB operation mode until DP Alt mode is entered.

PTN36502/PTN36502A is powered from a 1.8 V supply and it is available in an extremely thin HX2QFN24 package with 2.4 mm x 3.2 mm x 0.35 mm and 0.4 mm pitch.



#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## 2 Features and benefits

- Flexible Type-C USB/DP combo redriver supports four signaling combinations specified in USB Type-C and VESA DisplayPort Alt Mode Standards through either I<sup>2</sup>C slave interface or ternary GPIO pins
  - Mode 1: One USB 3.1 Gen 1 port only
  - Mode 2: One USB 3.1 Gen 1 port + 2 lane DP + AUX channel
  - Mode 3: 4 Iane DP + AUX channel
- Supports USB 3.1 Gen 1 data rate of 5 Gbps, and DisplayPort data rates at 1.62 Gbps, 2.7 Gbps and 5.4 Gbps (HBR2), AUX at 1 Mbps
- · Compliant to SuperSpeed USB 3.1 Gen 1 standard
- Compliant to DisplayPort v1.2 standard for DFP applications
- · Compliant to VESA DisplayPort Alt mode on USB Type-C standard
- Implements USB Type-C Safe state conditions on all connector facing pins
- Configurable via ternary GPIO or I<sup>2</sup>C interface (operating up to 1 MHz)
- PTN36502 7-bit I<sup>2</sup>C address = 001 1010
- PTN36502A 7-bit I<sup>2</sup>C address = 001 0010
- Integrated termination resistors provide impedance matching on both transmit and receive sides
- RX equalizers on all inputs to compensate for high speed signal attenuation in PCB and cable channels
- Active TX De-emphasis and Output swing on all outputs to assure high frequency boost
- Automatic Receiver Termination Detection in USB 3.1 Gen 1 mode
- Supports auto power saving modes during USB 3.1 Gen 1 operation
- DP AUX sideband crossbar switch for Type-C plug orientation
- DP AUX monitoring during DP link training to control DP TX output driver adjustment
- Flow-through pinout to ease PCB layout and minimize crosstalk effects
- Low crosstalk: DDNEXT < -45 dB at 2.7 GHz
- Low active current consumption
  - USB 3.1 Gen 1 only (Mode 1) active power: 115 mA (typ) for VOS = 1Vpp and DE=-3.5 dB
  - 2-lane DP HBR2 level 0 (Mode 3): 75 mA (Level 0 : 400 mV with no Pre-emphasis)
  - 1-lane DP HBR2 level 0 (Mode 3): 38 mA (Level 0 : 400 mV with no Pre-emphasis)
  - 4-lane DP only HBR2 level 0 (Mode 3): 150 mA
- Power-saving states:
  - USB 3.1 Gen 1 mode (mode 1):
    - 1.16 mA (typ) when in USB 3.1 Gen 1 U2/U3 states
    - 0.77 mA (typ) when no connection detected (USB Rx detection enabled) (when a USB Type-C to USB Type-A adapter is connected to a USB Type-C port, but no USB Type-A device is attached to the adapter)
  - DP sleep D3 mode (Mode 2/3): 0.5 mA (typ)
  - 3 µA (typ) when in deep power-saving state
- Excellent Differential and Common return loss performance
- Hot Plug capable
- Single Power Supply 1.8 V
- Extremely thin HX2QFN24 package
  - 2.4 mm x 3.2 mm x 0.35 mm with 0.4 mm pitch

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

- ESD HBM 8 kV CDM 1 kV on high speed pins and HBM 4 kV CDM 500 V on control pins
- Supports IEC61000-4-5 8/20  $\mu s$  ±16 V Surge test performance with external 4.7  $\Omega$  series resistors on the DRX1P/N, DRX2P/N and DAUXP/N pins
- Operating temperature range -40 to +85 °C

PTN36502\_PTN36502A

Rev. 3 — 28 September 2018

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## **3** Applications

- For USB Type-C Host/Source application
  - Smartphones and Tablets
  - Notebooks, AIO and Desktop Computers
  - Hub or Dock Devices
- For USB Type-C Device/Sink application
  - Docking Stations
  - Display units

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

#### **Ordering information** 4

| Table 1. Ordering          | informati | on       |  |           |  |  |  |
|----------------------------|-----------|----------|--|-----------|--|--|--|
| Type number                |           | Package  |  |           |  |  |  |
|                            | marking   | Name     | Description  | Version   |  |  |  |
| PTN36502HQ <sup>[1]</sup>  | 502       | HX2QFN24 | plastic, thermal enhanced super thin quad flat<br>package; no leads; 24 terminals; 0.4 mm pitch, 2.4<br>mm x 3.2 mm x 0.35 mm body | SOT1903-1 |  |  |  |
| PTN36502AHQ <sup>[2]</sup> | 52A       | HX2QFN24 | plastic, thermal enhanced super thin quad flat<br>package; no leads; 24 terminals; 0.4 mm pitch, 2.4<br>mm x 3.2 mm x 0.35 mm body | SOT1903-1 |  |  |  |

PTN36502 7-bit I<sup>2</sup>C address = 001 1010
 PTN36502A 7-bit I<sup>2</sup>C address = 001 0010

### 4.1 Ordering options

#### Table 2. Ordering options

| <b>_</b>                   | Provide and Provide Address of the Provide Ad |          |  |                           |                                    |
|----------------------------|--|----------|--|---------------------------|------------------------------------|
| Type number                | Orderable part number  | Package  | Packing method                         | Minimum<br>order quantity | Temperature                        |
| PTN36502HQ <sup>[1]</sup>  | PTN36502HQX  | HX2QFN24 | REEL 7" Q1/T1<br>*STANDARD MARK<br>SMD | 3000                      | T <sub>amb</sub> = -40 °C to 85 °C |
| PTN36502AHQ <sup>[2]</sup> | PTN36502AHQX   | HX2QFN24 | REEL 7" Q1/T1<br>*STANDARD MARK<br>SMD | 3000                      | $T_{amb}$ = -40 °C to 85 °C        |


PTN36502 7-bit I<sup>2</sup>C address = 001 1010
 PTN36502A 7-bit I<sup>2</sup>C address = 001 0010

[2]

PTN36502\_PTN36502A **Product data sheet** 

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## 5 Functional diagram




## PTN36502/PTN36502A

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## 6 Pinning information

## 6.1 Pinning



## 6.2 Pin description

#### Table 3. Pin description

|   | Description   | Туре                                | Pin    | Symbol          |
|---|---|-------------------------------------|--------|-----------------|
| stor to 1.8 V or 3.3 V is<br>n GPIO mode, this<br>pin state, and is 1.8 V | When PTN36502/PTN36502A is operating in I <sup>2</sup> C slave I <sup>2</sup> C clock pin, and external pull-up resistor required.<br>When PTN36502/PTN36502A is operating in GI pin has multiple functions depending on EN pin tolerant. Refer to <u>Section 7.6</u> for more details. | Ternary open drain input/<br>output | SCL/C1 | 1               |
| tor to 1.8 V or 3.3 V is<br>n GPIO mode, this<br>pin state, and is 1.8 V  | When PTN36502/PTN36502A is operating in I <sup>2</sup> C slave I <sup>2</sup> C data pin, and external pull-up resistor required.<br>When PTN36502/PTN36502A is operating in GP pin has multiple functions depending on EN pin tolerant. Refer to <u>Section 7.6</u> for more details.  | Ternary open drain input/<br>output | SDA/C2 | 2               |
|   | Differential signal from high speed RX path. C_I  | Self-biasing differential input     | C_INP  | 3               |
| <pre>&lt; output pair is DTX1P</pre>                                      | differential pair with C_IN. The associated TX ou<br>and DTX1N  |                                     | C_INN  | 4               |
|   | Differential signal from high speed RX path. A_I  | Self-biasing differential input     | A_INP  | 5               |
| Coutput pair is DTX2P   | differential pair with A_IN. The associated TX ou and DTX2N   | -                                   | A_INN  | 6               |
|   | Upstream AUX Channel I/O. When PTN36502/F   | I/O                                 | UAUXP  | 7               |
| uld be AC coupled as  | placed in DFP application, these signals should per DP spec   |                                     | UAUXN  | 8               |
| © NXP B.V.  | ed in this document is subject to legal disclaimers.  | All information provid              | i02A   | PTN36502_PTN365 |

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Symbol        | Pin   | Туре                             | Description   |  |  |  |
|---------------|-------|----------------------------------|---|--|--|--|
| 9             | B_IOP | Self-biasing differential input/ | Differential signal high speed input/output. B_IOP makes a  |  |  |  |
| 10            | B_ION | output                           | differential pair with B_ION. The associated output/input pair is DRX2P and DRX2N. The I/O configuration is controlled by mode setting  |  |  |  |
| 11            | DRX2P | Self-biasing differential input/ | Differential signal high speed input/output. DRX2P makes a  |  |  |  |
| 12            | DRX2N | output                           | differential pair with DRX2N. The associated output/input pair is B_<br>IOP and B_ION. The I/O configuration is controlled by mode setting  |  |  |  |
| 13            | DAUXN | I/O                              | Downstream AUX Channel I/O. When PTN36502/PTN36502A is  |  |  |  |
| 14            | DAUXP |                                  | placed in UFP application, these signals should be AC coupled as per DP spec  |  |  |  |
| 15            | DTX2N | Self-biasing differential        | Differential signal of high speed TX path. DTX2P makes a  |  |  |  |
| 16            | DTX2P | output                           | differential pair with DTX2N. The associated RX input pair is A_IP and A_IN   |  |  |  |
| 17            | DTX1P | Self-biasing differential        | Differential signal of high speed TX path. DTX1P makes a  |  |  |  |
| 18            | DTX1N | output                           | differential pair with DTX1N. The associated RX input pair is C_IF and C_IN   |  |  |  |
| 19            | VDD18 |                                  | 1.8 V Supply  |  |  |  |
| 20            | EN    | Ternary input                    | <ul> <li>3 level mode configuration pin. When power is applied on VDD18 pin</li> <li>If EN = 0, PTN36502/PTN36502A is operating in GPIO mode</li> <li>If EN = OPEN, PTN36502/PTN36502A is operating in I<sup>2</sup>C mode</li> </ul> |  |  |  |
| 21            | DRX1N | Self-biasing differential input/ | Differential signal high speed input/output. DRX1P makes a  |  |  |  |
| 22            | DRX1P | output                           | differential pair with DRX1N. The associated output/input pair is D_<br>IOP and D_ION. The I/O configuration is controlled by mode setting  |  |  |  |
| 23            | D_ION | Self-biasing differential input/ | Differential signal high speed input/output. D_IOP makes a  |  |  |  |
| 24            | D_IOP | output                           | differential pair with D_ION. The associated output/input pair is DRX1P and DRX1N. The I/O configuration is controlled by mode setting  |  |  |  |
| Center<br>pad | GND   |                                  | The center pad must be connected to GND plane for both electrical grounding and thermal relief  |  |  |  |

## 7 Functional description

### 7.1 USB 3.1 Gen 1 operation

PTN36502/PTN36502A supports USB redriver operation at 5 Gbps. The receive equalization, transmit output swing and de-emphasis settings are configured via GPIO or  $I^2C$  register settings.

PTN36502/PTN36502A has implemented an advanced power management scheme that operates in tune with USB 3.1 Gen 1 Bus electrical condition. Though the device does not decode USB power management commands (related to USB 3.1 Gen 1 U1/U2/U3 transitions) exchanged between USB Host and Peripheral/Device, it relies on bus electrical conditions and control pins/register settings to decide to be in one of the following states:

- Active state wherein device is fully operational. In this state, USB connection exists and the Receive Termination remains active.
- Power-saving state wherein some portions of the TX and RX channels are kept enabled. In this state, squelching, LFPS detection and/or Receive termination detection circuitry are active. Based on USB connection, there are two possibilities:
  - No USB connection (also called Rx-detect state)
    - Receive Termination detection circuitry keeps polling periodically
    - RX and TX signal paths (including squelch detector) are not enabled
    - Receive Termination is not active
    - DC Common mode voltage level is not maintained
  - When USB connection exists and when the link is in USB U2/U3 mode,
    - Receive Termination detection circuitry keeps polling periodically
    - RX and TX signal paths are not enabled; squelch detector is enabled
    - Receive Termination is active
    - DC Common mode voltage level is maintained

### 7.2 DisplayPort v1.2 operation

PTN36502/PTN36502A supports DisplayPort redriver operation at 1.62 Gbps, 2.7 Gbps and 5.4 Gbps, with 2-tap pre-emphasis, pre-emphasis levels 0 to 3 and output swing levels 0 to 3.

The DisplayPort mode is selected only when DP Alternate mode has been entered by the host controller. Until then, PTN36502/PTN36502A stays in deep power saving or USB 3.1 Gen 1 only mode. The DisplayPort source can activate power down via AUX command.

The DisplayPort link rate, lane count, transmit output swing and pre-emphasis settings are configured autonomously during DisplayPort link training phase based on AUX communication exchanges between Source and Sink. In addition, the host can configure these settings via I<sup>2</sup>C interface.

<u>Table 4</u> illustrates the various combinations allowed and supported in DisplayPort modes. The host AP shall configure the settings only based on valid combinations listed in this table. Note PTN36502/PTN36502A does not check if combination is valid while being configured.

#### PTN36502\_PTN36502A Product data sheet

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Output swing level | Pre-emphasis level |             |             |             |  |  |  |
|--------------------|--------------------|-------------|-------------|-------------|--|--|--|
|                    | 0 (0 dB)           | 1 (3.5 dB)  | 2 (6 dB)    | 3 (8.8 dB)  |  |  |  |
| 0 (400 mV)         | Supported          | Supported   | Supported   | Supported   |  |  |  |
| 1 (600 mV)         | Supported          | Supported   | Supported   | Not allowed |  |  |  |
| 2 (800 mV)         | Supported          | Supported   | Not allowed | Not allowed |  |  |  |
| 3 (1100 mV)        | Supported          | Not allowed | Not allowed | Not allowed |  |  |  |

#### Table 4. Allowed output swing and pre-emphasis combinations in DisplayPort mode

It is possible that only a subset of lanes gets selected during DP Link training and remaining lanes are not active. Depending on the number of lanes selected, PTN36502/ PTN36502A is configured to operate with the selected lane count thereby saving power consumption on unused lanes.

#### 7.2.1 AUX crossbar switch

PTN36502/PTN36502A implements AUX crossbar switch with low insertion loss and R<sub>ON</sub>. All AUX traffic is passively passed through from one side to another. The switch can be configured for 'pass through' mode or 'pass through with cross' mode. The host processor can configure the switch via GPIO or I<sup>2</sup>C-bus interface. By default, the switch is in Hi-Z state at power-on reset.

#### 7.2.2 AUX monitoring and configuration

PTN36502/PTN36502A monitors DP AUX communication exchanges that occur between DP source and DP sink and passes the AUX data in either direction (Source to sink and Sink to source). In particular, it detects for AUX communication involving DPCD register controls – Lane count, Link rate, Transmit output swing, Transmit pre-emphasis level, Sleep, Wake, etc. and configures its operation suitably. It also performs inversion as required for plug orientation in DFP configurations. At DP AUX PHY level, the required local biasing and AC coupling capacitance are implemented.

When PTN36502/PTN36502A is placed in DFP mode, the polarity of internal AUX monitoring signal follows the orientation of the cable connector plugged in. For example, if the orientation is reversed on the Type-C connector, signals presented on DAUXP and DAUXN pins will be interpreted as AUXN and AUXP signals internally.

When PTN36502/PTN36502A is placed in UFP mode, the polarity of internal AUX monitoring signal is fixed regardless of orientation of cable connector plugged in. Signals presented on DAUXP and DAUXN pins are interpreted as AUXP and AUXN signals internally.

The list of DPCD registers (with only the relevant bit fields) supported are as follows:

- LINK\_BW\_SET
- LANE\_COUNT\_SET
- TRAINING\_LANEx\_SET (x=0-3) (the DP source issues this command after sending the specific training pattern and so, the redriver must target very small delay)
- SET POWER
- Other DPCD registers and I<sup>2</sup>C over AUX transactions are not decoded


The applied values are expected to be within the capabilities of PTN36502/PTN36502A.

In case GPU sends out LANE\_COUNT\_SET =0 during AUX training, it is necessary to program  $I^2C$  register 0x06 to value of 0x06 after entering DP modes (either mode 2 or 3).

© NXP B.V. 2018. All rights reserved.

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

This will ensure the PTN36502/PTN36502A DisplayPort starts up properly. Please follow PTN36502/PTN36502A programming guide.



## 7.3 USB Type-C DFP receptacle application

(2): 0.22µF capacitors are recommended on Type-C's transmitter pins based on latest USB specification.

Refer to Figure 3 for using PTN36502/PTN36502A in USB Type-C DFP receptacle application. In this configuration, upstream (left) side of PTN36502/PTN36502A is connected to application processor with integrated or on-board crossbar switch function. and downstream (right) side is connected to Type-C receptacle.

Each pin on the downstream side of PTN36502/PTN36502A connecting to the Type-C connector has specific input/output configuration, and must match the signal assignments on the upstream side accordingly. Table 5 shows the downstream pin connection to Type-C receptacle.

PTN36502\_PTN36502A **Product data sheet** 

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| PTN36502/PTN36502A pins |          | USB Type-C receptacle pins |          |  |
|-------------------------|----------|----------------------------|----------|--|
| Symbol                  | Pin name | Symbol                     | Pin name |  |
| 22                      | DRX1P    | A11                        | RX2+     |  |
| 21                      | DRX1N    | A10                        | RX2-     |  |
| 18                      | DTX1N    | B3                         | TX2-     |  |
| 17                      | DTX1P    | B2                         | TX2+     |  |
| 16                      | DTX2P    | A2                         | TX1+     |  |
| 15                      | DTX2N    | A3                         | TX1-     |  |
| 12                      | DRX2N    | B10                        | RX1-     |  |
| 11                      | DRX2P    | B11                        | RX1+     |  |
| 14                      | DAUXP    | A8                         | SBU1     |  |
| 13                      | DAUXN    | B8                         | SBU2     |  |


## Table 5. Downstream pin connection to Type-C receptacle in DFP application

The upstream pins of PTN36502/PTN36502A are connected to the application processor, with specific functions assigned to each differential signal. For each pin assignment configuration below, PTN36502/PTN36502A controls which transmitters or receivers to turn on or turn off, and operating in USB 3.1 Gen 1 mode, or DisplayPort mode according to the mode setting.

#### Table 6. Upstream pin connection to application processor in DFP receptacle application

| PTN36502/<br>PTN36502A<br>pins | Application | processor sig | gnal names |                       |                           |        |          |  |
|--------------------------------|-------------|---------------|------------|-----------------------|---------------------------|--------|----------|--|
| Symbol                         | Pin name    | USB 3.1 Ge    | en 1       | USB 3.1 Ge<br>DP2Lane | USB 3.1 Gen 1 and DP2Lane |        | DP4Lane  |  |
|                                |             | Normal        | Reversed   | Normal                | Reversed                  | Normal | Reversed |  |
| 23                             | D_ION       |               | SSRX-      | ML0-                  | SSRX-                     | ML0-   | ML3-     |  |
| 24                             | D_IOP       |               | SSRX+      | ML0+                  | SSRX+                     | ML0+   | ML3+     |  |
| 3                              | C_INP       |               | SSTX+      | ML1+                  | SSTX+                     | ML1+   | ML2+     |  |
| 4                              | C_INN       |               | SSTX-      | ML1-                  | SSTX-                     | ML1-   | ML2-     |  |
| 5                              | A_INP       | SSTX+         |            | SSTX+                 | ML1+                      | ML2+   | ML1+     |  |
| 6                              | A_INN       | SSTX-         |            | SSTX-                 | ML1-                      | ML2-   | ML1-     |  |
| 9                              | B_IOP       | SSRX+         |            | SSRX+                 | ML0+                      | ML3+   | ML0+     |  |
| 10                             | B_ION       | SSRX-         |            | SSRX-                 | ML0-                      | ML3-   | ML0-     |  |
| 7                              | UAUXP       |               |            | AUX+                  | AUX+                      | AUX+   | AUX+     |  |
| 8                              | UAUXN       |               |            | AUX-                  | AUX-                      | AUX-   | AUX-     |  |

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver



### 7.4 USB Type-C UFP receptacle application

Figure 4. Connection illustration when PTN36502/PTN36502A in UFP receptacle application

(1): 0.33µF capacitors are recommended on Type-C's receiver pins based on latest USB specification.

(2): 0.22µF capacitors are recommended on Type-C's transmitter pins based on latest USB specification.

Refer to Figure 4 for using PTN36502/PTN36502A in USB Type-C UFP receptacle application. In this configuration, downstream (right) side of PTN36502/PTN36502A is connected to USB 3.1 Gen 1 and/or DisplayPort hubs with integrated or on-board crossbar switch function, and upstream (left) side is connected to Type-C receptacle.

Each pin on the upstream side of PTN36502/PTN36502A connecting to the Type-C connector has specific input/output configuration, and must match the signal assignments on the downstream side accordingly. <u>Table 7</u> shows the upstream pin connection to Type-C receptacle.

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| PTN36502/PTN365 | 02A pins | USB Type-C recep | USB Type-C receptacle pins |  |  |
|-----------------|----------|------------------|----------------------------|--|--|
| Symbol          | Pin name | Symbol           | Pin name                   |  |  |
| 23              | D_ION    | A3               | TX1-                       |  |  |
| 24              | D_IOP    | A2               | TX1+                       |  |  |
| 3               | C_INP    | B11              | RX1+                       |  |  |
| 4               | C_INN    | B10              | RX1-                       |  |  |
| 5               | A_INP    | A11              | RX2+                       |  |  |
| 6               | A_INN    | A10              | RX2-                       |  |  |
| 9               | B_IOP    | B2               | TX2+                       |  |  |
| 10              | B_ION    | B3               | TX2-                       |  |  |
| 7               | UAUXP    | B8               | SBU2                       |  |  |
| 8               | UAUXN    | A8               | SBU1                       |  |  |


## Table 7. Upstream pin connection to Type-C receptacle in UFP application

The downstream pins of PTN36502/PTN36502A are connected to the USB 3.1 Gen 1 and/or DisplayPort hubs, with specific functions assigned to each differential signal. For each pin assignment configuration below, PTN36502/PTN36502A controls which transmitters or receivers to turn on or turn off, and operating in USB 3.1 Gen 1 mode, or DisplayPort mode according to the mode setting.

## Table 8. Downstream pin connection to USB 3.1 Gen 1/DisplayPort hubs in UFP receptacle application

| PTN36502/PTN36502A<br>pins | Hub signa | l names       |          |                           |          |         |          |
|----------------------------|-----------|---------------|----------|---------------------------|----------|---------|----------|
| Symbol                     | Pin name  | USB 3.1 Gen 1 |          | USB 3.1 Gen 1 and DP2Lane |          | DP4Lane |          |
|                            |           | Normal        | Reversed | Normal                    | Reversed | Normal  | Reversed |
| 22                         | DRX1P     | SSTX+         |          | SSTX+                     | ML0+     | ML3+    | ML0+     |
| 21                         | DRX1N     | SSTX-         |          | SSTX-                     | ML0-     | ML3-    | ML0-     |
| 18                         | DTX1N     | SSRX-         |          | SSRX-                     | ML1-     | ML2-    | ML1-     |
| 17                         | DTX1P     | SSRX+         |          | SSRX+                     | ML1+     | ML2+    | ML1+     |
| 16                         | DTX2P     |               | SSRX+    | ML1+                      | SSRX+    | ML1+    | ML2+     |
| 15                         | DTX2N     |               | SSRX-    | ML1-                      | SSRX-    | ML1-    | ML2-     |
| 12                         | DRX2N     |               | SSTX-    | ML0-                      | SSTX-    | ML0-    | ML3-     |
| 11                         | DRX2P     |               | SSTX+    | ML0+                      | SSTX+    | ML0+    | ML3+     |
| 14                         | DAUXP     |               |          | AUX+                      | AUX+     | AUX+    | AUX+     |
| 13                         | DAUXN     |               |          | AUX-                      | AUX-     | AUX-    | AUX-     |

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver



### 7.5 USB Type-C UFP\_Dongle application

Figure 5. Connection illustration when PTN36502/PTN36502A in UFP\_Dongle application

(1): 0.33µF capacitors are recommended on Type-C's receiver pins based on latest USB specification.

(2): 0.22µF capacitors are recommended on Type-C's transmitter pins based on latest USB specification.

Refer to Figure 5 for using PTN36502/PTN36502A in USB Type-C UFP\_Dongle application. In this configuration, downstream (right) side of PTN36502/PTN36502A is connected to USB 3.1 Gen 1 and/or DisplayPort hubs with integrated or on-board crossbar switch function, and upstream (left) side is connected to Type-C plug.

Each pin on the upstream side of PTN36502/PTN36502A connecting to the Type-C connector has specific input/output configuration, and must match the signal assignments on the downstream side accordingly. <u>Table 9</u> shows the upstream pin connection to Type-C plug.

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| PTN36502/PTN36502A pins |          | USB Type-C receptacle pins |          |  |
|-------------------------|----------|----------------------------|----------|--|
| Symbol                  | Pin name | Symbol                     | Pin name |  |
| 23                      | D_ION    | A10                        | RX2-     |  |
| 24                      | D_IOP    | A11                        | RX2+     |  |
| 3                       | C_INP    | B2                         | TX2+     |  |
| 4                       | C_INN    | В3                         | TX2-     |  |
| 5                       | A_INP    | A2                         | TX1+     |  |
| 6                       | A_INN    | A3                         | TX1-     |  |
| 9                       | B_IOP    | B11                        | RX1+     |  |
| 10                      | B_ION    | B10                        | RX1-     |  |
| 7                       | UAUXP    | A8                         | SBU1     |  |
| 8                       | UAUXN    | B8                         | SBU2     |  |

### Table 9. Upstream pin connection to Type-C plug UFP\_Dongle application

The downstream pins of PTN36502/PTN36502A are connected to the USB 3.1 Gen 1 and/or DisplayPort hubs, with specific functions assigned to each differential signal. For each pin assignment configuration below, PTN36502/PTN36502A controls which transmitters or receivers to turn on or turn off, and operating in USB 3.1 Gen 1 mode, or DisplayPort mode according to the mode setting.

A typical dongle has a fixed orientation design, usually the normal orientation. Therefore, only one CC line is connected on the USB Type-C plug, and the other CC line is being used for VCONN purpose. PTN36502/PTN36502A offers both normal and reversed orientation pin outs, and can be adapted to different layout requirements. However, in a typical dongle use case, only one orientation is necessary.

#### Table 10. Downstream pin connection to USB 3.1 Gen 1/DisplayPort hubs in UFP\_Dongle application


| PTN36502/<br>PTN36502A<br>pins | Hub signal ı | names      |               |        |                           |        |          |  |
|--------------------------------|--------------|------------|---------------|--------|---------------------------|--------|----------|--|
| Symbol                         | Pin name     | USB 3.1 Ge | USB 3.1 Gen 1 |        | USB 3.1 Gen 1 and DP2Lane |        | DP4Lane  |  |
|                                |              | Normal     | Reversed      | Normal | Reversed                  | Normal | Reversed |  |
| 22                             | DRX1P        |            | SSTX+         | ML0+   | SSTX+                     | ML0+   | ML3+     |  |
| 21                             | DRX1N        |            | SSTX-         | ML0-   | SSTX-                     | ML0-   | ML3-     |  |
| 18                             | DTX1N        |            | SSRX-         | ML1-   | SSRX-                     | ML1-   | ML2-     |  |
| 17                             | DTX1P        |            | SSRX+         | ML1+   | SSRX+                     | ML1+   | ML2+     |  |
| 16                             | DTX2P        | SSRX+      |               | SSRX+  | ML1+                      | ML2+   | ML1+     |  |
| 15                             | DTX2N        | SSRX-      |               | SSRX-  | ML1-                      | ML2-   | ML1-     |  |
| 12                             | DRX2N        | SSTX-      |               | SSTX-  | ML0-                      | ML3-   | ML0-     |  |
| 11                             | DRX2P        | SSTX+      |               | SSTX+  | ML0+                      | ML3+   | ML0+     |  |
| 14                             | DAUXP        |            |               | AUX+   | AUX+                      | AUX+   | AUX+     |  |
| 13                             | DAUXN        |            |               | AUX-   | AUX-                      | AUX-   | AUX-     |  |


### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

### 7.6 Control and programmability

PTN36502/PTN36502A implements ternary control IO logic on EN, C1/SCL, C2/SDA control pins to detect HIGH (connected to VDD), LOW (connected to GND) or left unconnected condition (OPEN/NC). These pins are 3.3 V tolerant in I<sup>2</sup>C mode, and 1.8 V tolerant in GPIO mode.

The following sections describe the individual block functions and capabilities of the device in more detail. In general, depending on the EN transition, there are specific functions for each transition state. Figure 6 and Figure 7 illustrate transitions described above. Hi-Z and OPEN/NC are used interchangeably in these figures.





PTN36502\_PTN36502A
Product data sheet


© NXP B.V. 2018. All rights reserved

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## 7.6.1 Operating mode selection (I<sup>2</sup>C mode or GPIO mode)

Upon POR, PTN36502/PTN36502A starts to detect the state of EN pin. If EN is not driven (or left OPEN) during POR, PTN36502/PTN36502A defaults to operate in I<sup>2</sup>C mode, and EN pin has no function after entering I<sup>2</sup>C mode. In I<sup>2</sup>C mode, PTN36502/PTN36502A is highly programmable. For more information, please reference <u>Section 7.6.6</u> for I<sup>2</sup>C register details.

If EN is driven LOW during POR (through a GPIO from host processor or external pull down resistor), the PTN36502/PTN36502A will be placed in GPIO mode. At the same time, PTN36502/PTN36502A is configured in DFP, UFP, or UFP\_Dongle modes depending on SCL/C1 and SDA/C2 pins' status (refer to <u>Table 11</u> below). By default, the chip is disabled in deep power saving mode after DFP/UFP/UFP\_Dongle configuration is detected. In the deep power saving mode, all PTN36502/PTN36502A line drivers and input receive paths are terminated to ground with hi-ohmic resistors and AUX switches are tri-stated, and mode configuration remains undetermined.



| Table 11 | <b>EN</b> control | for various | mode   | settina | during P | OR |
|----------|-------------------|-------------|--------|---------|----------|----|
|          |                   |             | moue a | setting | uuring F |    |

| EN   | SCL/C1 | SDA/C2 | Mode  |
|------|--------|--------|---|
| OPEN | х      | Х      | I <sup>2</sup> C Mode   |
| 0    | 0      | 0      | GPIO Mode – DFP Configuration, without external 4.7 $\Omega$ resistors on the DRXn pins.                                      |
|      | 0      | 1      | GPIO Mode – DFP Configuration, with external 4.7 $\Omega$ resistors added on the DRXn pins for higher level surge protection. |
|      | 1      | 0      | GPIO Mode – UFP Configuration.  |
|      | 0      | 0      | GPIO Mode – UFP_Dongle Configuration.   |
| 1    | x      | Х      | Reserved Operation Mode   |

### 7.6.2 Mode configuration through GPIO mode

Table 12, Table 13, and Table 14 show seven possible modes in which PTN36502/ PTN36502A can be configured while operating in DFP, UFP, or UFP plug modes respectively. Note that mode configuration setting is latched when EN transition from 0 to 1. When the mode needs to be reconfigured (for example, change from USB 3.1 Gen 1+DP2Lane mode to DP4Lane mode) after EN is 1, a GPIO controller can toggle EN pin to Hi-Z first and back to high again with new mode presented on SCL/C1 and SDA/


PTN36502\_PTN36502A Product data sheet

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

C2 pins. New mode value is latched when EN transition from Hi-Z to 1, and may take up to 0.2 milliseconds to take effect. When EN is toggled back to 0, mode configuration is cleared, and the PTN36502/PTN36502A is placed in deep power saving mode.

- C1/SCL indicates the orientation, 0 = normal orientation, 1 = reversed orientation
- C2/SDA indicates different mode configurations
  - OPEN=USB 3.1 Gen 1 only, no AUX support
  - 0 = USB 3.1 Gen 1 + DP 2Lane + AUX
  - **–** 1 = DP 4Lane + AUX

Definitions of different lane TX and RX paths in the tables are illustrated in Figure 9.



#### Table 12. PTN36502/PTN36502A DFP mode configuration

| EN                      | SCL/C1 | SDA/ C2 | Lane A<br>TX | Lane B<br>TX | Lane B<br>RX | Lane C<br>TX | Lane D<br>TX | Lane D<br>RX | AUX<br>Path | Mode            | Type-C<br>orientat<br>ion |
|-------------------------|--------|---------|--------------|--------------|--------------|--------------|--------------|--------------|-------------|-----------------|---------------------------|
| Transition<br>from 0 to | -      | OPEN    | SSTX         |              | SSRX         | [1]          |              | [1]          |             | USB<br>3.1 Gen  | Normal<br>(Or=0)          |
| 1                       | 1      | OPEN    | [1]          |              | [1]          | SSTX         |              | SSRX         |             | 1 Only<br>(M=1) | Reversed<br>(Or=1)        |

PTN36502\_PTN36502A

© NXP B.V. 2018. All rights reserved.

# PTN36502/PTN36502A

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| EN | SCL/C1 | SDA/ C2 | Lane A<br>TX | Lane B<br>TX | Lane B<br>RX | Lane C<br>TX | Lane D<br>TX | Lane D<br>RX | AUX<br>Path | Mode             | Type-C<br>orientat<br>ion |
|----|--------|---------|--------------|--------------|--------------|--------------|--------------|--------------|-------------|------------------|---------------------------|
|    | 0      | 0       | SSTX         |              | SSRX         | ML1          | ML0          |              | Thru        | USB 3.1<br>Gen 1 | Normal<br>(Or=0)          |
|    | 1      | 0       | ML1          | ML0          |              | SSTX         |              | SSRX         | Cross       | Lane             | Reversed<br>(Or=1)        |
|    | 0      | 1       | ML2          | ML3          |              | ML1          | ML0          |              | Thru        | DP4<br>Lane      | Normal<br>(Or=0)          |
|    | 1      | 1       | ML1          | MLO          |              | ML2          | ML3          |              | Cross       | (M=3)            | Reversed<br>(Or=1)        |

[1] Unused TX and RX pins are terminated to ground with hi-ohmic resistors

| EN                      | SCL/C1 | SDA/ C2 | Lane A<br>TX | Lane B<br>TX | Lane B<br>RX | Lane C<br>TX | Lane D<br>TX | Lane D<br>RX | AUX<br>Path | Mode                   | Type-C<br>orientat<br>ion |
|-------------------------|--------|---------|--------------|--------------|--------------|--------------|--------------|--------------|-------------|------------------------|---------------------------|
| Transition<br>from 0 to | 0      | OPEN    | [1]          |              | [1]          | SSRX         |              | SSTX         |             | USB<br>3.1 Gen         | Normal<br>(Or=0)          |
| 1                       | 1      | OPEN    | SSRX         |              | SSTX         | [1]          |              | [1]          |             | 1 Only<br>(M=1)        | Reversed<br>(Or=1)        |
|                         | 0      | 0       | ML1          | ML0          |              | SSRX         |              | SSTX         | Thru        | USB 3.1<br>Gen 1       | Normal<br>(Or=0)          |
|                         | 1      | 0       | SSRX         |              | SSTX         | ML1          | ML0          |              | Cross       | & DP2<br>Lane<br>(M=2) | Reversed<br>(Or=1)        |
|                         | 0      | 1       | ML1          | ML0          |              | ML2          | ML3          |              | Thru        | DP4Lane<br>(M=3)       | Normal<br>(Or=0)          |
|                         | 1      | 1       | ML2          | ML3          |              | ML1          | ML0          |              | Cross       |                        | Reversed<br>(Or=1)        |

#### Table 13. PTN36502/PTN36502A UFP mode configuration

[1] Unused TX and RX pins are terminated to ground with hi-ohmic resistors

#### Table 14. PTN36502/PTN36502A UFP\_Dongle mode configuration

| EN                      | SCL/C1 | SDA/ C2 | Lane A<br>TX | Lane B<br>TX | Lane B<br>RX | Lane C<br>TX | Lane D<br>TX | Lane D<br>RX | AUX<br>Path | Mode                   | Type-C<br>orientat<br>ion |
|-------------------------|--------|---------|--------------|--------------|--------------|--------------|--------------|--------------|-------------|------------------------|---------------------------|
| Transition<br>from 0 to | 0      | OPEN    | SSRX         |              | SSTX         | [1]          |              | [1]          |             | USB<br>3.1 Gen         | Normal<br>(Or=0)          |
| 1                       | 1      | OPEN    | [1]          |              | [1]          | SSRX         |              | SSTX         |             | 1 Only<br>(M=1)        | Reversed<br>(Or=1)        |
|                         | 0      | 0       | SSRX         |              | SSTX         | ML1          | MLO          |              | Thru        | USB 3.1<br>Gen 1       | Normal<br>(Or=0)          |
|                         | 1      | 0       | ML1          | MLO          |              | SSRX         |              | SSTX         | Cross       | & DP2<br>Lane<br>(M=2) | Reversed<br>(Or=1)        |

## PTN36502/PTN36502A

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| EN | SCL/C1 | SDA/ C2 | Lane A<br>TX | Lane B<br>TX | Lane B<br>RX | Lane C<br>TX | Lane D<br>TX | Lane D<br>RX | AUX<br>Path | Mode        | Type-C<br>orientat<br>ion |
|----|--------|---------|--------------|--------------|--------------|--------------|--------------|--------------|-------------|-------------|---------------------------|
|    | 0      | 1       | ML2          | ML3          |              | ML1          | MLO          |              | Thru        | DP4<br>Lane | Normal<br>(Or=0)          |
|    | 1      | 1       | ML1          | ML0          |              | ML2          | ML3          |              | Cross       | (M=3)       | Reversed<br>(Or=1)        |

[1] In USB 3.1 Gen 1 only mode, unused line drivers (TX) and input receivers (RX) are terminated to common mode (<2V) with hi-ohmic resistors


The AUX switch path remains enabled irrespective of DP lane sleep status as long as the mode is configured for DP support. The AUX switch path is disabled only during deep power saving state (when EN=0) or when mode is configured to USB 3.1 Gen 1 only mode (mode1).

#### 7.6.3 Mode transitions

PTN36502/PTN36502A implements USB 3.1 Gen 1 (single port), and Combo (DP/USB) modes as per DP Alt mode specification. The mode transitions follow USB Safe state transition requirements of USB Type-C cable and Connection specification, USB Power Delivery and DisplayPort Alternate Mode specifications. Figure 10 illustrates the various functional modes and deep power saving state transitions.

By default/POR, PTN36502/PTN36502A enters deep power saving mode state. In deep power saving mode, all high-speed pins are put in safe state by pulling these pins to ground with internal hi-ohmic resistors. The AUX switch path is disabled and AUX/SBU pins can be put in safe state by pulling these to ground by means of hi-ohmic resistors in the application. When a valid Type-C cable is connected, the host PD controller can first place PTN36502/PTN36502A in USB 3.1 Gen 1 mode (mode 1). If DP Alt mode is negotiated, PTN36502/PTN36502A adheres to the USB safe state requirements before making the mode transition. Except for transitions from Mode 1 to Mode 2, all other transitions need to happen via deep power saving state in order to meet USB Safe state requirements.

When transitioning from Mode 1 to Mode 2, the USB 3.1 Gen 1 connectivity is left undisturbed and 2-lane DP + AUX functionality is included. It is advised not to transition from Mode 2 back to Mode 1 directly; internal power management scheme automatically places DisplayPort operation in low power state.



### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

#### 7.6.4 Channel settings for USB 3.1 Gen 1 mode

After EN pin is in steady state HIGH, C1/SCL and C2/SDA pins are used for upstream and downstream channel condition settings. PTN36502/PTN36502A samples these two pins every few milliseconds, and the configuration settings can be updated at any time, as long as EN is set to HIGH.

C1 controls signal traces on the upstream (left) side (as shown in Figure 3) of the redriver. It controls receive equalization, transmit de-emphasis and output swing interfacing pins with the host processor interface.

- When C1 = HIGH, the upstream (left) side of the redriver is optimized to drive long channel trace length
- When C1 = OPEN, the upstream (left) side of the redriver is optimized to drive medium channel trace length
- When C1 = LOW, the upstream (left) side of the redriver is optimized to drive short channel trace length

#### Table 15. Upstream channel configuration using C1 pin

| C1 state | Channel type | Upstream RX       | Upstream TX       |                   |
|----------|--------------|-------------------|-------------------|-------------------|
|          |              | EQ <sup>[1]</sup> | DE <sup>[2]</sup> | OS <sup>[3]</sup> |
| HIGH     | Long         | 9 dB              | -5.3 dB           | 1100 mV           |
| OPEN     | Medium       | 6 dB              | -3.1 dB           | 1000 mV           |
| LOW      | Short        | 3 dB              | 0 dB              | 900 mV            |

EQ is the input receiver equalization gain [1]

DE is the transmit output signal de-emphasis gain [2] [3]

OS is the transmit output differential voltage

C2 controls signal traces on the downstream (right) side with functionality similar to C1 (as shown in Figure 3). These pins are the Type-C connector in a DFP system.

#### Table 16. Downstream channel configuration using C2 pin

| C2 state | Channel type | Downstream RX     | Downstream TX     |                   |
|----------|--------------|-------------------|-------------------|-------------------|
|          |              | EQ <sup>[1]</sup> | DE <sup>[2]</sup> | OS <sup>[3]</sup> |
| HIGH     | Long         | 9 dB              | -5.3 dB           | 1100 mV           |
| OPEN     | Medium       | 6 dB              | -3.1 dB           | 1000 mV           |
| LOW      | Short        | 3 dB              | 0 dB              | 900 mV            |

EQ is the input receiver equalization gain

DE is the transmit output signal de-emphasis gain [2]

[3] OS is the transmit output differential voltage

### 7.6.5 Channel settings for DisplayPort mode

In GPIO mode, lane count, link rate, transmit output and pre-emphasis settings are determined by AUX DPCD commands. Only the input receive equalization is determined by C1 value. C2 is not used.

PTN36502\_PTN36502A **Product data sheet** 

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| C1 state | Channel type | Upstream RX eq | Upstream RX equalization |          |  |  |
|----------|--------------|----------------|--------------------------|----------|--|--|
|          |              | 1.62 Gbps      | 2.7 Gbps                 | 5.4 Gbps |  |  |
| HIGH     | Long         | 4.5 dB         | 6 dB                     | 9 dB     |  |  |
| OPEN     | Medium       | 1.5 dB         | 3 dB                     | 6 dB     |  |  |
| LOW      | Short        | 0 dB           | 1.5 dB                   | 3 dB     |  |  |

#### Table 17. DisplayPort channel equalization settings

All lanes of DP redriver use the same setting in GPIO mode whereas they can be configured separately on a per lane basis. The transmit line driver output swing and preemphasis control settings are set based on AUX transactions during DP Link training and these can also be configured via  $l^2$ C-bus interface.

In I<sup>2</sup>C mode, AUX monitor training can be disabled with full control of output swing, preemphasis and RX equalization through I<sup>2</sup>C registers. If AUX monitor bit (in Register 0xoD) is enabled, the default value of output swing, pre-emphasis and RX equalization values will be based on the values in the I<sup>2</sup>C registers. After AUX monitor training, output swing and pre-emphasis will be adjusted; the RX equalization value is not modified.

### 7.6.6 I<sup>2</sup>C configurability

PTN36502/PTN36502A has an I<sup>2</sup>C register interface that enables system integrator to program register settings suitable as per application needs. <u>Table 18</u> describes possible settings for different functions of the device. Though the device can be pin configured through board-strapping or it also allows the system integrator to override those settings by programming the registers through I<sup>2</sup>C.

After power-on, the device samples EN pin and if it is OPEN, the device defaults to operate in  $I^2C$  mode. The system integrator must program the registers of the device for proper operation. Further, it is expected that the system integrator performs  $I^2C$  configuration after power-on and before data transport is initiated over the link. If such an operation is attempted during normal operation, the device may not behave as specified.

Note that registers 0x06, 0x07, 0x08, 0x09 and 0x0A hold DP link settings can be modified by AUX monitor; therefore, these registers do not necessarily hold the latest settings that are applied to the DP channel training through AUX.

| Register offset    | Register name            | Bits | POR default value | Description   |
|--------------------|--------------------------|------|-------------------|---|
| 0x00<br>Read Only  | Chip ID                  | 7:0  | b'0000 0010       | Chip ID Number  |
| 0x01               | Chip Revision            | 7:4  | b`0001            | Chip base layer version   |
| Read Only          |                          | 3:0  | b`0010            | Chip metal layer version  |
| 0x02-0x03          | Reserved                 | 7:0  | Don't care        |   |
| 0x04<br>Read/Write | USB_US_TX/RX_<br>Control | 7:6  | b`01              | USB mode upstream (left) side link<br>de-emphasis level<br>• 0: de-emphasis = 0 dB<br>• 1: de-emphasis = -3.1 dB<br>• 2: de-emphasis = -5.3 dB<br>• 3: Reserved |

### Table 18. I<sup>2</sup>C registers and description

PTN36502\_PTN36502A Product data sheet

# PTN36502/PTN36502A

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Register offset    | Register name            | Bits | POR default value | Description  |
|--------------------|--------------------------|------|-------------------|--|
|                    |                          | 5:4  | p.00              | <ul> <li>USB mode upstream (left) side link<br/>output signal swing</li> <li>0: output swing level = 900mVppd</li> <li>1: output swing level = 1000mVppd</li> <li>2: output swing level = 1100mVppd</li> <li>3: reserved</li> </ul>    |
|                    |                          | 3:0  | b`0010            | USB mode upstream (left) side link<br>Rx Equalization gain<br>• 0: 0 dB<br>• 1: 3 dB<br>• 2: 6 dB<br>• 3: 9 dB<br>• 4: 12 dB<br>• 5-15: reserved   |
| 0x05<br>Read/Write | USB_DS_TX/RX_<br>Control | 7:6  | b`01              | USB mode downstream (right) side<br>link de-emphasis level<br>• 0: de-emphasis = 0 dB<br>• 1: de-emphasis = -3.1dB<br>• 2: de-emphasis = -5.1 dB<br>• 3: Reserved  |
|                    |                          | 5:4  | p.00              | <ul> <li>USB mode downstream (right) side<br/>link output signal swing</li> <li>0: output swing level = 900mVppd</li> <li>1: output swing level = 1000mVppd</li> <li>2: output swing level = 1100mVppd</li> <li>3: reserved</li> </ul> |
|                    |                          | 3:0  | b`0010            | USB mode downstream (right) side<br>link Rx Equalization gain<br>• 0: 0 dB<br>• 1: 3 dB<br>• 2: 6 dB<br>• 3: 9 dB<br>• 4: 12 dB<br>• 5-15: reserved  |
| 0x06               | DP link control          | 7:5  | p.000             | Reserved   |
| Read/Write         |                          | 4    | p.0               | DisplayPort Power saving mode<br>selection on all DP lanes.<br>• 0: Normal/Active mode<br>• 1: D3 Power saving mode  |
|                    |                          | 3:2  | p.00              | <ul> <li>DisplayPort operating lane count.</li> <li>0: 0 DP Lane (i.e. USB 3.1 Gen 1<br/>Only)</li> <li>1: 1 DP Lane</li> <li>2: 2 DP lanes</li> <li>3: 4 DP lanes</li> </ul>  |

# PTN36502/PTN36502A

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Register offset | Register name    | Bits | POR default value | Description  |
|-----------------|------------------|------|-------------------|--|
|                 |                  | 1:0  | p,00              | DP Link rate<br>• 0: 1.62 Gbps (RBR)<br>• 1: 2.7 Gbps (HBR)<br>• 2: 5.4 Gbps (HBR2)<br>• 3: Reserved.  |
| 0x07            | DP Lane 0 TX/RX  | 7    | b`0               | Reserved   |
| Read/Write      | Control Register | 6:4  | p.000             | DP Lane 0 Rx equalization gain<br>control<br>• 0: 0 dB<br>• 1: 1.5 dB<br>• 2: 3 dB<br>• 3: 4.5 dB<br>• 4: 6 dB<br>• 5: 9 dB<br>• 6: 12dB<br>• 7: Reserved        |
|                 |                  | 3:2  | p.00              | DP Lane 0 TX output swing control<br>(When AUX monitor bit in 0x0D byte<br>is disabled)<br>• 0: 400 mVppd<br>• 1: 600 mVppd<br>• 2: 800 mVppd<br>• 3: 1100mVppd  |
|                 |                  | 1:0  | p.00              | DP Lane 0 pre-emphasis control<br>(When AUX monitor bit in 0x0D byte<br>is disabled)<br>• 0: 0 dB<br>• 1: 3.5 dB<br>• 2: 6 dB<br>• 3: 8.8 dB                     |
| 0x08            | DP Lane 1 TX/RX  | 7    | b`0               | Reserved   |
| Read/Write      | Control Register | 6:4  | p.000             | DP Lane 1 Rx equalization gain<br>control<br>• 0: 0 dB<br>• 1: 1.5 dB<br>• 2: 3 dB<br>• 3: 4.5 dB<br>• 4: 6 dB<br>• 5: 9 dB<br>• 6: 12dB<br>• 7: Reserved        |
|                 |                  | 3:2  | p.00              | DP Lane 1 TX output swing control<br>(When AUX monitor bit in 0x0D byte<br>is disabled)<br>• 0: 400 mVppd<br>• 1: 600 mVppd<br>• 2: 800 mVppd<br>• 3: 1100 mVppd |

# PTN36502/PTN36502A

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Register offset | Register name    | Bits | POR default value | Description  |
|-----------------|------------------|------|-------------------|--|
|                 |                  | 1:0  | p.00              | DP Lane 1 pre-emphasis control<br>(When AUX monitor bit in 0x0D byte<br>is disabled)<br>• 0: 0 dB<br>• 1: 3.5 dB<br>• 2: 6 dB<br>• 3: 8.8 dB                     |
| 0x09            | DP Lane 2 TX/RX  | 7    | b`0               | Reserved   |
| Read/Write      | Control Register | 6:4  | p.000             | DP Lane 2 Rx equalization gain<br>control<br>• 0: 0 dB<br>• 1: 1.5 dB<br>• 2: 3 dB<br>• 3: 4.5 dB<br>• 4: 6 dB<br>• 5: 9 dB<br>• 6: 12dB<br>• 7: Reserved        |
|                 |                  | 3:2  | p.00              | DP Lane 2 TX output swing control<br>(When AUX monitor bit in 0x0D byte<br>is disabled)<br>• 0: 400 mVppd<br>• 1: 600 mVppd<br>• 2: 800 mVppd<br>• 3: 1100 mVppd |
|                 |                  | 1:0  | p.00              | DP Lane 2 pre-emphasis control<br>(When AUX monitor bit in 0x0D byte<br>is disabled)<br>• 0: 0 dB<br>• 1: 3.5 dB<br>• 2: 6 dB<br>• 3: 8.8 dB                     |
| 0x0A            | DP Lane 3 TX/RX  | 7    | b`0               | Reserved   |
| Read/Write      | Control Register | 6:4  | p.000             | DP Lane 3 Rx equalization gain<br>control<br>• 0: 0 dB<br>• 1: 1.5 dB<br>• 2: 3 dB<br>• 3: 4.5 dB<br>• 4: 6 dB<br>• 5: 9 dB<br>• 6: 12 dB<br>• 7: Reserved       |

# PTN36502/PTN36502A

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Register offset    | Register name  | Bits | POR default value | Description  |
|--------------------|----------------|------|-------------------|--|
|                    |                | 3:2  | p.00              | DP Lane 3 TX output swing control<br>(When AUX monitor bit in 0x0D byte<br>is disabled)<br>• 0: 400 mVppd<br>• 1: 600 mVppd<br>• 2: 800 mVppd<br>• 3: 1100 mVppd   |
|                    |                | 1:0  | ρ,00              | DP Lane 3 pre-emphasis control<br>(When AUX monitor bit in 0x0D byte<br>is disabled)<br>• 0: 0 dB<br>• 1: 3.5 dB<br>• 2: 6 dB<br>• 3: 8.8 dB   |
| 0x0B<br>Read/Write | Mode control 1 | 7:6  | p.00              | <ul> <li>DFP or /UFP application mode</li> <li>0: DFP configuration, without external 4.7Ω resistors on the DRXn pins. This setting also applies to UFP_Dongle configuration.</li> <li>1: DFP configuration, with external 4.7Ω resistors on the DRXn pins for higher level surge protection</li> <li>2: UFP configuration.</li> <li>3: Reserved (DFP/UFP application mode must be set once before taking PTN36502/PTN36502A out of deep power saving state. Changing these bits after the operational mode of the device is set to a mode other than deep power saving state is not allowed)</li> </ul> |
|                    |                | 5    | p.0               | <ul> <li>Plug orientation control. This orientation condition applies to both high speed TX/RX configuration and AUX crossbar switch.</li> <li>0: normal plug orientation of Type-C connection</li> <li>1: reverse plug orientation of Type-C connection</li> </ul>  |
|                    |                | 4    | p.0               | <ul> <li>AUX monitor polarity control.</li> <li>0: Polarity automatically controlled<br/>by plug orientation configuration</li> <li>1: reverse polarity with respect to<br/>automatically controlled polarity.</li> </ul>  |
|                    |                | 3    | p.0               | <ul> <li>AUX crossbar switch control</li> <li>0: AUX switch path disabled.<br/>(AUX switch is in high-Z state; but<br/>AUX monitor is still connected to<br/>DAUXP/N pins)</li> <li>1: AUX switch path enabled in DP<br/>mode</li> </ul>   |

Product data sheet

# PTN36502/PTN36502A

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Register offset    | Register name     | Bits | POR default value | Description  |
|--------------------|-------------------|------|-------------------|--|
|                    |                   | 2:0  | p.000             | <ul> <li>Operational mode of the device.</li> <li>Refer to 7.6.3 for mode transition requirement.</li> <li>0: Deep power saving state</li> <li>1: USB 3.1 Gen 1 only</li> <li>2: USB 3.1 Gen 1 and 2-lane DP</li> <li>3: 4-lane DP</li> <li>4-7: Reserved</li> </ul>   |
| 0X0C<br>Read/Write | Squelch threshold | 7:4  | b'0001            | Upstream side (left) squelch threshold<br>setting<br>• 0: 75mVpp<br>• 1: 80mVpp<br>• 2: 90mVpp<br>• 3: 100mVpp<br>• Other values are reserved  |
|                    |                   | 3:0  | b'0001            | Downstream side (right) squelch<br>threshold setting<br>• 0: 75mVpp<br>• 1: 80mVpp<br>• 2: 90mVpp<br>• 3: 100mVpp<br>• Other values are reserved   |
| 0x0D<br>Read/Write | Device control    | 7    | b`1               | <ul> <li>AUX monitoring function</li> <li>0: Disabled. DisplayPort OS/DE settings are adjusted through GPIO/ I<sup>2</sup>C registers.</li> <li>1: Enabled. DisplayPort OS/DE settings are adjusted autonomously by monitoring AUX channel traffic.</li> </ul>   |
|                    |                   | 6:1  | p.000000          | Reserved   |
|                    |                   | 0    | p.0               | <ul> <li>Device Reset bit. This is a self-clearing bit, and reading this register will always return 0.</li> <li>Writing a '1' to this register will soft reset the device including I<sup>2</sup>C register contents and internal digital logics, while the chip continuing to operating under I<sup>2</sup>C mode.</li> <li>Writing a '0' does not have any effect.</li> </ul> |
| 0x0E-0x1F          | Reserved          |      |                   | Reserved for NXP Internal use only;<br>Do not write to these registers   |
| 0x20-0xFF          | Reserved          |      |                   | Reserved for NXP Internal use only;<br>Do not write to these registers   |

## 7.6.7 I<sup>2</sup>C read/write operations

PTN36502/PTN36502A has an  $I^2C$  register interface that enables system integrator to program register settings suitable as per application needs. <u>Table 18</u> describes possible

### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

settings for different functions of the device. Though the device can be pin configured through board-strapping or it also allows the system integrator to override those settings by programming the registers through  $I^2C$ .  $I^2C$ -bus can support up to 1 MHz data rate, and 8-bit device slave address is defined in Table 19.

#### Table 19. Read/write device slave address

| Name                          | Size<br>(Bits) | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------------------------------|----------------|-------|-------|-------|-------|-------|-------|-------|-------|
| PTN36502<br>slave<br>address  | 8              | 0     | 0     | 1     | 1     | 0     | 1     | 0     | R/W   |
| PTN36502A<br>slave<br>address | 8              | 0     | 0     | 1     | 0     | 0     | 1     | 0     | R/W   |

PTN36502/PTN36502A supports programming of the registers through the I<sup>2</sup>C interface. Reading/writing the registers must be done according to the following sequences.

The read sequence contains two phases:

- Command phase
- Data phase

The command phase is an  $I^2C$  write to PTN36502/PTN36502A that contains a single data byte. The LS bit indicates if the command that is being executed will read or write data from/to the device. The other 7 bits are the device slave address. The single data byte followed is the register offset that is used to indicate which register address is being accessed (read or written). The data phase is a second  $I^2C$  transaction that starts with 7-bit slave address, with LS bit set to 1 indicating a read operation, followed by a 8-bit data read back from the device register address.


| R/W(1)                                 |                            |                                  |   |     |                               |      |      |
|--|----------------------------|----------------------------------|---|-----|-------------------------------|------|------|
| Command phase                          | START                      | 7 bits slave address             | 0 | ACK | 8-bit offset                  | ACK  | STOP |
|  |                            |                                  |   |     |                               |      |      |
| Data<br>phase                          | START                      | 7 bits slave address             | 1 | ACK | bits 7:0 of the register data | NACK | STOP |
|  | driven by master           |                                  |   |     |                               |      |      |
|  | driven by slave aaa-027399 |                                  |   |     |                               |      |      |
| Figure 11. I <sup>2</sup> C read seque | ence                       |                                  |   |     |                               |      |      |
| (1) $R/W$ = read/write bit. 0b         | $= I^2 C w$                | rite: 1b = I <sup>2</sup> C read |   |     |                               |      |      |

The write sequence starts with 7-bit slave address, with LS bit set to 0 indicating a write access. The next byte is the register offset that is used to indicate which device register address is being written to. The last byte is the 8-bit register data that will be written to the device register address.

PTN36502\_PTN36502A
Product data sheet

## PTN36502/PTN36502A

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver



#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

#### **Limiting values** 8

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### Table 20. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol                         | Parameter  | Conditions  | Min  | Мах  | Unit |
|--------------------------------|--|---|------|------|------|
| V <sub>DD</sub> <sup>[1]</sup> | Supply voltage   |   | -0.5 | +2.5 | V    |
| VI <sup>[1]</sup>              | Input voltage  | EN, SCL/C1, SDA/C2  | -0.5 | 4.0  | V    |
|                                |  | High speed pins   | -0.5 | 2.5  | V    |
|                                |  | AUX pins  | -0.5 | 7    | V    |
| T <sub>stg</sub>               | Storage temperature  |   | -65  | 150  | °C   |
| V <sub>esd</sub>               | Electro Static Discharge   | HBM <sup>[2]</sup> for High speed and AUX pins                                | -    | 8000 | V    |
|                                |  | HBM for control pins  |      | 4000 | V    |
|                                |  | $\mbox{CDM}^{[3]}$ for High speed and AUX pins                                | -    | 1000 | V    |
|                                |  | CDM for control pins  |      | 500  | V    |
| Surge<br>Tolerance             | IEC61000-4-5 8/20 $\mu$ s capable source with 2 $\Omega$ source series impedance | DRX1P/N and DRX2P/N pins<br>and DAUXP/N pins with 4.7<br>Ohm series resistors |      |      |      |
|                                |  | Positive surge pulse  |      | +16  | V    |
|                                |  | Negative surge pulse  | -16  |      | V    |

[1]

All voltage values, except differential voltages, are with respect to network ground terminal. Human Body Model: ANSI/EOS/ESD-S5.1-1994, standard for ESD sensitivity testing, Human Body Model – Component level; Electrostatic Discharge [2] Association, Rome, NY, USA.

Charged Device Model: ANSI/EOS/ESD-S5.3-1-1999, standard for ESD sensitivity testing, Charged Device Model – Component level; Electrostatic [3] Discharge Association, Rome, NY, USA

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## 9 Recommended operating conditions

#### Table 21. Recommended operating conditions

Over operating free-air temperature range (unless otherwise noted)

| Symbol           | Parameter              | Conditions   | Min  | Тур    | Мах        | Unit |
|------------------|------------------------|--|------|--------|------------|------|
| V <sub>DD</sub>  | Supply voltage         | 1.8 V Supply option  | 1.7  | 1.8    | 1.9        | V    |
| VI               | Input voltage          | Control and configuration pins<br>(EN, SCL/C1, SDA/C2) in<br>GPIO mode       | -0.3 | VDD1V8 | VDD1V8+0.3 | V    |
|                  |                        | Control and configuration pins (EN, SCL/C1, SDA/C2) in I <sup>2</sup> C mode | -0.3 |        | +3.6       | V    |
|                  |                        | High speed Data pins   | -0.3 |        | VDD1V8+0.3 | V    |
|                  |                        | AUX pins   | -0.3 |        | 4          | V    |
| T <sub>amb</sub> | Ambient<br>temperature | Operating in free air  | -40  | -      | 85         | °C   |

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## **10 Characteristics**

### **10.1 Device characteristics**

| Symbol                                       | Parameter   | Conditions  | Min | Тур | Max  | Unit |
|--|---|---|-----|-----|------|------|
| t <sub>Startup</sub>                         | Start-up time   | Between supply voltage exceeding<br>1.1V until sampling of the EN/C1/C2<br>pin  | -   |     | 1.5  | ms   |
| T <sub>VDD_rampup</sub>                      | Supply voltage ramp-up time   | Between 0V and 1.5V   | -   |     | 3.7  | ms   |
| t <sub>Startup_USB</sub>                     | USB start-up time   | Time between configuration in USB operating mode until automatic receive detection is active.   | -   |     | 7    | ms   |
| t <sub>S(EN-DIS)</sub>                       | Enable to Disable settling time (Deep power saving mode)                            | Power down control change until<br>deep power saving mode. Device is<br>supplied with valid supply voltage  | -   |     | 1    | ms   |
| t <sub>rcfg</sub>                            | Reconfiguration time  | Any configuration pin change (from<br>one setting to another setting) to<br>specified operating characteristics.<br>Device is supplied with valid supply<br>voltage. This includes control pin<br>changes | -   |     | 0.2  | ms   |
| t <sub>PD</sub>                              | Differential Propagation Delay  | Differential propagation delay<br>between 50% level at input and<br>output  |     |     | 0.6  | ns   |
| t <sub>idle</sub>                            | Idle Time   | Time to wait before getting into<br>power saving U2/U3 state (in USB<br>mode)   |     | 300 | 400  | ms   |
| t <sub>ps-exit</sub>                         | Power Saving Exit Time  | Time for exiting from Power saving U2/U3 state and get into Active state (in USB mode see Figure 15)  |     |     | 115  | μs   |
| t <sub>hold-port</sub><br>t <sub>hold1</sub> | Hold time for data on C1/C2 pin after VDD ramps up                                  | hold time for determining port role -<br>DFP or UFP   | 1.5 |     |      | ms   |
| t <sub>hold-mode</sub><br>t <sub>hold2</sub> | Hold time for data on C1/C2 pin after EN goes $0 \rightarrow 1$                     | hold time for definition of mode of operation   | 100 |     | 2000 | μs   |
| t <sub>setup3</sub>                          | Setup time for EN=HiZ and data on C1/C2 pins before EN goes HiZ $\rightarrow$ 1     | setup time for mode re-configuration  | 150 |     |      | μs   |
| t <sub>hold3</sub>                           | Hold time for data on C1/C2 pin after EN goes HiZ $\rightarrow$ 1                   | hold time for mode re-configuration   | 100 |     | 2000 | μs   |
| t <sub>hold4</sub>                           | Hold time for channel condition data on C1/C2 pin after EN goes $1 \rightarrow HiZ$ | hold time for channel condition before mode re-configuration  | 20  |     |      | μs   |
| T <sub>d (act-idle)</sub>                    | Delay time from active to idle  | Reaction time for squelch detection circuit   |     | 6   | 21   | ns   |
| T <sub>d (idle-act)</sub>                    | Delay time from idle to active  | Reaction time for squelch detection circuit   |     | 4   | 20   | ns   |
| Rth <sub>(j-a)</sub>                         | Thermal resistance from junction to ambient   | JEDEC still air test environment  |     | 55  |      | °C/W |

# PTN36502/PTN36502A

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Symbol  | Parameter   | Conditions   | Min | Тур  | Max  | Unit |
|---------|---|--|-----|------|------|------|
| DD      | Supply current  | Active state (Mode 1 USB 3.1 Gen 1<br>only)<br>TX Output Swing 1000 mVppd<br>TX De-emphasis is -3.5dB<br>RX Equalization gain 6 dB   |     | 115  |      | mA   |
|         |   | Active state (Mode 2, 2-lane DP and<br>USB 3.1 Gen 1)<br>DP TX Output Swing 600mV<br>DP TX Pre-emphasis 3.5 dB<br>USB TX Output Swing 1000 mVppd<br>USB TX De-emphasis is -3.5 dB<br>RX Equalization gain 6 dB |     | 225  |      | mA   |
|         |   | Active state (Mode 3, 4-lane DP)<br>TX Output Swing 600 mVppd<br>TX Pre-emphasis is 3.5 dB<br>RX Equalization gain 6 dB  |     | 220  |      | mA   |
|         |   | U2/U3 Power Saving states (USB mode)   |     | 1.16 | 1.70 | mA   |
|         |   | No USB connection state (Rx termination detection active)  |     | 0.77 | 0.96 | mA   |
|         |   | DP 4-lane @ HBR2 level 0<br>TX output Swing 400 mVppd<br>TX Pre-emphasis is 0 dB<br>RX Equalization is 6 dB<br>AUX and I <sup>2</sup> C Idle   |     | 150  |      | mA   |
|         |   | DP 2-lane @ HBR2 level 0<br>TX output Swing 400 mVppd<br>TX Pre-emphasis is 0 dB<br>RX Equalization is 6 dB<br>AUX and I <sup>2</sup> C Idle   |     | 75   |      | mA   |
|         |   | DP 1-lane @ HBR2 level 0<br>TX output Swing 400 mVppd<br>TX Pre-emphasis is 0 dB<br>RX Equalization is 6 dB<br>AUX and I <sup>2</sup> C Idle   |     | 38   | m/   | mA   |
|         |   | DP 4-lane D3 state, with AUX switch and AUX monitoring enabled   |     | 0.5  | 0.66 | mA   |
|         |   | Deep Power-saving state  |     | 3    |      | μA   |
| DDNEXT1 | Near end cross talk for adjacent high<br>speed differential pins (between TX<br>and RX signal pairs within the same<br>USB 3.1 Gen 1 port ) | <ul> <li>@ 2.7 GHz between DTX1 and DRX1;</li> <li>Between DTX2 and DRX2;</li> <li>Between B_IO and A_IN;</li> <li>Between D_IO and C_IN</li> </ul>  | -45 |      |      | dB   |

# PTN36502/PTN36502A

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Symbol             | Parameter  | Conditions  | Min | Тур | Max | Unit |
|--------------------|--|---|-----|-----|-----|------|
| DDNEXT2            | Near end cross talk for adjacent high speed differential pins  | @ 2.7 GHz between DTX1 and<br>DRX2;<br>Between DTX2 and DRX1;<br>Between B_IO and C_IN<br>Between D_IO and A_IN | -45 |     |     | dB   |
| Xtak <sub>OO</sub> | The crosstalk between two output<br>drivers for far end crosstalk analysis.<br>(between any two DP signal pairs) | @2.7 GHz<br>Between any two channels among<br>DRX1, DRX2, DTX1 and DTX2.  | -35 |     |     | dB   |

## 10.2 USB 3.1 Gen 1 receiver dynamic characteristics

#### Table 23. USB 3.1 Gen 1 receiver dynamic characteristics

| Symbol                              | Parameter  | Conditions  | Min | Тур | Max                      | Unit  |
|-------------------------------------|--|---|-----|-----|--------------------------|-------|
| R <sub>RX-DC</sub>                  | RX DC common mode impedance                          |   | 18  |     | 30                       | Ω     |
| R <sub>RX-DIFF-</sub><br>DC         | DC Differential Impedance                            |   | 72  |     | 120                      | Ω     |
| Z <sub>RX-HIGH-</sub><br>IMP-DC-POS | DC Input High Impedance                              | DC common-mode input impedance<br>when output of redriver is not<br>terminated and VDD between 1.7<br>and 1.9V. USB3.x controller should<br>stop doing RX Detection before VDD<br>is powered down to avoid detection<br>of low-ohmic RX input termination | 25  |     |                          | ΚΩ    |
| V <sub>RX-DIFF-PP</sub>             | Rx Differential Input voltage (peak to peak)         |   | 100 |     | 1200                     | mVpp  |
| V <sub>squelch-</sub><br>DIFF-PP    |  | Default value from I <sup>2</sup> C 0X0C byte   |     | 80  |                          | mVppd |
| V <sub>RX-DC-CM</sub>               | RX Common mode DC voltage                            |   |     | 1.8 |                          | V     |
| V <sub>RX-CM-AC-</sub><br>P         | RX AC Common Mode Voltage tolerance                  |   |     |     | 150                      | mVpp  |
| RL <sub>DD11,RX</sub>               | Rx Differential mode Return Loss                     | 10 MHz to 1250 MHz  |     | 14  |                          | dB    |
|                                     | at upstream (left) side of PTN36502/<br>PTN36502A    | 1250 MHz to 2500 MHz  |     | 9   | 30<br>120<br>120<br>1200 | dB    |
|                                     |  | 2500 MHz to 3000 MHz  |     | 8   |                          | dB    |
|                                     |  | 3000 MHz to 5400MHz   |     | 6   |                          | dB    |
|                                     | Rx Differential mode Return Loss                     | 10 MHz to 1250 MHz  |     | 14  |                          | dB    |
|                                     | at downstream (right) side of PTN36<br>502/PTN36502A | 1250 MHz to 2500 MHz  |     | 11  | 1200                     | dB    |
|                                     |  | 2500 MHz to 3000 MHz  |     | 11  |                          | dB    |
|                                     |  | 3000 MHz to 5400MHz   |     | 11  |                          | dB    |
| RL <sub>CC11,RX</sub>               | Rx Common mode Return Loss                           | 10 MHz to 1250 MHz  |     | 15  |                          | dB    |
|                                     | at upstream (left) side of PTN36502/<br>PTN36502A    | 1250 MHz to 2500 MHz  |     | 11  |                          | dB    |
|                                     |  | 2500 MHz to 3000 MHz  |     | 10  |                          | dB    |
|                                     |  | 3000 MHz to 5400 MHz  |     | 7   |                          | dB    |
|                                     | 1  |   |     |     |                          |       |

PTN36502\_PTN36502A
Product data sheet

# PTN36502/PTN36502A

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Symbol | Parameter  | Conditions           | Min | Тур | Max | Unit |
|--------|--|----------------------|-----|-----|-----|------|
|        | Rx Common mode Return Loss<br>at downstream (right) side of PTN36<br>502/PTN36502A | 10 MHz to 1250 MHz   |     | 16  |     | dB   |
|        |  | 1250 MHz to 2500 MHz |     | 13  |     | dB   |
|        |  | 2500 MHz to 3000 MHz |     | 13  |     | dB   |
|        |  | 3000 MHz to 5400MHz  |     | 12  |     | dB   |

### 10.3 USB 3.1 Gen 1 transmitter dynamic characteristics

#### Table 24. USB 3.1 Gen 1 transmitter dynamic characteristics

| Symbol                              | Parameter  | Conditions   | Min | Тур  | Max  | Unit |
|-------------------------------------|--|--|-----|------|------|------|
| R <sub>TX-DC</sub>                  | TX DC common mode Impedance  |  | 18  |      | 30   | Ω    |
| R <sub>TX-DIFF-DC</sub>             | TX Differential Impedance  |  | 72  |      | 120  | Ω    |
| V <sub>TX-DIFF-PP</sub>             | TX Differential Output voltage (peak to peak)  | R <sub>load</sub> = 100 Ω<br>OS = 900 mV                           | 770 | 900  | 1050 | mVpp |
| V <sub>TX-DIFF-PP</sub>             | TX Differential Output voltage (peak to peak)  | R <sub>load</sub> = 100 Ω<br>OS = 1000 mV                          | 855 | 1000 | 1150 | mVpp |
| V <sub>TX-DIFF-PP</sub>             | TX Differential Output voltage (peak to peak)  | R <sub>load</sub> = 100 Ω<br>OS = 1100 mV                          | 940 | 1100 | 1250 | mVpp |
| V <sub>TX-DC-CM</sub>               | TX DC common mode output voltage   | OS = 1000 mV<br>VDD = 1.8 V  |     | 1.3  |      | V    |
| V <sub>TX-CM-AC-</sub>              | TX AC Common mode output voltage in active state   | Device input fed with differential signal                          |     |      | 100  | mVpp |
| V <sub>TX-IDLE-</sub><br>DIFF-AC-pp | TX AC differential output voltage  | When link is in electrical idle                                    |     |      | 10   | mVpp |
| V <sub>DETECT</sub>                 | Voltage change allowed during receiver detection   | Positive voltage swing to sense the receiver termination detection |     |      | 600  | mV   |
| T <sub>TXR</sub>                    | TX rise time   | Measured using 20% and 80% levels                                  | 50  | 60   | 80   | ps   |
| T <sub>TXF</sub>                    | TX fall time   | Measured using 20% and 80% levels                                  | 50  | 60   | 80   | ps   |
| T <sub>TX-RF-MIS</sub>              | TX Rise/Fall time mismatch   | Measured using 20% and 80% levels                                  |     |      | 20   | ps   |
| RL <sub>DD11,TX</sub>               | TX Differential mode Return Loss at<br>upstream (left) side of PTN36502/PT<br>N36502A    | 10 MHz to 1250 MHz   |     | 14   |      | dB   |
|                                     |  | 1250 MHz to 2500 MHz   |     | 11   |      | dB   |
|                                     |  | 2500 MHz to 3000 MHz   |     | 11   |      | dB   |
|                                     |  | 3000 MHz to 5400 MHz   |     | 11   |      | dB   |
|                                     | TX Differential mode Return Loss<br>at downstream (right) side of PTN36<br>502/PTN36502A | 10 MHz to 1250 MHz   |     | 14   |      | dB   |
|                                     |  | 1250 MHz to 2500 MHz   |     | 11   |      | dB   |
|                                     |  | 2500 MHz to 3000 MHz   |     | 11   |      | dB   |
|                                     |  | 3000 MHz to 5400 MHz   |     | 9    |      | dB   |


PTN36502\_PTN36502A


Product data sheet

# PTN36502/PTN36502A

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Symbol  | Parameter  | Conditions           | Min | Тур | Max | Unit |
|---|--|----------------------|-----|-----|-----|------|
| RL <sub>CC11,TX</sub>                             | TX Common Mode Return Loss   | 10 MHz to 1250 MHz   |     | 17  |     | dB   |
| at upstream (left) side of PTN36502/<br>PTN36502A | 1250 MHz to 2500 MHz   |                      | 14  |     | dB  |      |
|   | 2500 MHz to 3000 MHz   |                      | 14  |     | dB  |      |
|   | TX Common Mode Return Loss at<br>downstream (right) side of PTN3650<br>2/PTN36502A | 3000 MHz to 5400 MHz |     | 14  |     | dB   |
|   |  | 10 MHz to 1250 MHz   |     | 16  |     | dB   |
|   |  | 1250 MHz to 2500 MHz |     | 14  |     | dB   |
|   |  | 2500 MHz to 3000 MHz |     | 14  |     | dB   |
|   |  | 3000 MHz to 5400 MHz |     | 10  |     | dB   |





PTN36502\_PTN36502A

## PTN36502/PTN36502A

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

### 10.4 USB jitter characteristics


#### Table 25. USB jitter characteristics

| Symbol                             | Parameter                    | Conditions                   | Min | Тур  | Max | Unit                            |
|------------------------------------|------------------------------|------------------------------|-----|------|-----|---------------------------------|
| TJ <sub>TX</sub> <sup>[1][2]</sup> | Total Jitter at test point C | Total jitter at test point C |     | 0.19 |     | $UI_{PP}^{[3]}$                 |
| DJ <sub>TX</sub> <sup>[1]</sup>    | Deterministic jitter         | Total jitter at test point C |     | 0.11 |     | UI <sub>PP</sub> <sup>[3]</sup> |
| RJ <sub>TX</sub> <sup>[1][2]</sup> | Random Jitter                | Total jitter at test point C |     | 0.08 |     | UI <sub>PP</sub> <sup>[3]</sup> |

Measured at Test Point C with 5Gbps K28.5 pattern, 1000mVpp source amplitude, -3.5dB source de-emphasis and 9dB RX-EQ setting [1]

[2] [3] RJ(peak to peak(pp)) is calculated as 14.069 times the RMS random jitter for 10-12 bit error rate

UI=200ps



### 10.5 DisplayPort receiver dynamic characteristics

#### Table 26. DisplayPort receiver dynamic characteristics

| Symbol                  | Parameter                              | Conditions                                    | Min | Тур | Max  | Unit  |
|-------------------------|--|---|-----|-----|------|-------|
| R <sub>RX-DIFF-DC</sub> | Differential input Impedance           |   | 72  |     | 120  | Ω     |
| $V_{squelch-DIFF-PP}$   | Squelch threshold level                | Default value from I <sup>2</sup> C 0X0C byte |     | 80  |      | mVpp  |
| V <sub>RX-DIFF-PP</sub> | Rx Differential Input voltage          | HBR, HBR2                                     | 100 |     | 1200 | mVppd |
|                         | (peak to peak)                         | RBR (When $V_{squelch-DIFF-PP} = 80$ mV)      | 80  |     | 1200 | mVppd |
| V <sub>RX-DC-CM</sub>   | RX DC common mode voltage              |   | 0   |     | 2    | V     |
| V <sub>RX-CM-AC-P</sub> | RX AC Common Mode<br>Voltage tolerance |   |     |     | 150  | mVpp  |
| RL <sub>DD11,RX</sub>   | Rx Differential mode Return            | 10 MHz-1250 MHz                               |     | 14  |      | dB    |
|                         | Loss                                   | 1250 MHz-2500 MHz                             |     | 9   |      | dB    |
|                         |  | 2500 MHz-3000 MHz                             |     | 8   |      | dB    |
|                         |  | 3000 MHz-5400MHz                              |     | 6   |      | dB    |
| RL <sub>CC11,RX</sub>   | Rx Common mode Return                  | 10 MHz-1250 MHz                               |     | 15  |      | dB    |
|                         | Loss                                   | 1250 MHz-2500 MHz                             |     | 11  |      | dB    |

# PTN36502/PTN36502A

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Symbol | Parameter  | Conditions   | Min | Тур | Мах | Unit |
|--------|--|--|-----|-----|-----|------|
|        |  | 2500 MHz-3000 MHz  |     | 10  |     | dB   |
|        |  | 3000 MHz-5400 MHz  |     | 7   |     | dB   |
|        | AC Receive Equalization gain @ Nyquist freq. w.r.t | I <sup>2</sup> C setting or appropriate GPIO pin setting     |     |     |     |      |
|        | DC gain  | $I^2C$ setting = 1 (1.5dB)                                   |     | 1.5 |     | dB   |
|        |  | I <sup>2</sup> C setting = 2 (3.0dB)<br>C1/C2 setting=LOW    |     | 3   |     | dB   |
|        |  | $I^2C$ setting = 3 (4.5dB)                                   |     | 4.5 |     |      |
|        |  | I <sup>2</sup> C setting = 4 (6.0dB)<br>C1/C2 setting = OPEN |     | 6   |     | dB   |
|        |  | I <sup>2</sup> C setting = 5 (9.0dB)<br>C1/C2 setting = HIGH |     | 9   |     | dB   |
|        |  | $I^2C$ setting = 6 (12.0dB)                                  |     | 12  |     | dB   |

## 10.6 DisplayPort transmitter dynamic characteristics

### Table 27. DisplayPort transmitter dynamic characteristics

| Symbol                      | Parameter  | Conditions   | Min | Тур  | Max  | Unit  |
|-----------------------------|--|--|-----|------|------|-------|
| R <sub>TX-DC</sub>          | TX DC common mode<br>Impedance   |  | 18  |      | 30   | Ω     |
| R <sub>TX-DIFF-DC</sub>     | TX Differential Impedance  |  | 72  |      | 120  | Ω     |
| V <sub>TX-DIFF-PP</sub>     | TX Differential Output voltage (peak to peak)  | $R_{load}$ = 100 Ω<br>I <sup>2</sup> C setting = 0 (400 mV)  | 340 | 400  | 470  | mVpp  |
|                             |  | $R_{load}$ = 100 Ω<br>I <sup>2</sup> C setting = 1 (600 mV)  | 510 | 600  | 700  | mVpp  |
|                             |  | $R_{load}$ = 100 Ω<br>I <sup>2</sup> C setting = 2 (800 mV)  | 690 | 800  | 930  | mVpp  |
|                             |  | $R_{load}$ = 100 Ω<br>I <sup>2</sup> C setting = 3 (1100 mV) | 900 | 1100 | 1250 | mVpp  |
| V <sub>TX-PREEMPRATIO</sub> | mode; values for OS=400mV.   | $I^2C$ setting = 0 (0 dB)                                    | 0   | 0    | 0    | dB    |
|                             |  | $I^2C$ setting = 1 (3.5 dB)                                  | 2.6 | 3.5  | 4    | dB    |
|                             |  | $I^2C$ setting = 2 (6.0 dB)                                  | 4.8 | 6    | 7    | dB    |
|                             |  | $I^2C$ setting = 3 (8.8 dB)                                  | 7.3 | 8.8  | 10   | dB    |
| V <sub>TX-DC-CM</sub>       | TX DC common mode output voltage   | OS = 1100 mV<br>VDD = 1.8 V                                  |     | 1.25 |      | V     |
| V TX-CM-AC-RMS_ACTIVE       | TX AC Common mode RMS  | RBR, HBR   |     |      | 20   | mVrms |
|                             | output voltage in active state.<br>Measured using 8b10b valid<br>pattern with 50% transition<br>density. Measured at supported<br>frequencies within the frequency<br>tolerance range. Time domain<br>measurement. | HBR2   |     |      | 30   | mVrms |

## PTN36502/PTN36502A

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Symbol                 | Parameter                         | Conditions  | Min | Тур | Max | Unit |
|------------------------|-----------------------------------|---|-----|-----|-----|------|
| V TX-IDLE-DIFF-AC-pp   | TX AC differential output voltage | When link is in electrical idle   |     |     | 10  | mVpp |
| T <sub>TXR</sub>       | TX rise time                      | Measured using 20% and 80% levels                                       | 50  | 60  | 80  | ps   |
| T <sub>TXF</sub>       | TX fall time                      | Measured using 20% and 80% levels                                       | 50  | 60  | 80  | ps   |
| T <sub>TX-RF-MIS</sub> | TX Rise/Fall time mismatch        | Measured using 20% and 80% levels                                       |     |     | 20  | ps   |
| RL <sub>DD11,TX</sub>  | TX Differential mode Return       | 10 MHz-1250 MHz   |     | 14  |     | dB   |
|                        | Loss                              | 1250 MHz-2500 MHz   |     | 11  |     | dB   |
|                        |                                   | 2500 MHz-3000 MHz   |     | 11  |     | dB   |
|                        |                                   | 3000 MHz-5400 MHz   |     | 9   |     | dB   |
| RL <sub>CC11,TX</sub>  | TX Common mode Return Loss        | 10 MHz-1250 MHz   |     | 16  |     | dB   |
|                        |                                   | 1250 MHz-2500 MHz   |     | 14  |     | dB   |
|                        |                                   | 2500 MHz-3000 MHz   |     | 14  |     | dB   |
|                        |                                   | 3000 MHz-5400 MHz   |     | 10  |     | dB   |
| I <sub>TX-SHORT</sub>  | TX Short circuit current limit    | Total drive current of the transmitter when it is shorted to its ground |     |     | 50  | mA   |

### 10.7 AUX switch and AUX monitor characteristics

#### Table 28. AUX switch and AUX monitor characteristics

| Symbol                  | Parameter <sup>[1]</sup>                          | Conditions   | Min  | Тур | Max  | Unit |
|-------------------------|---|--|------|-----|------|------|
| Vi-dc                   | Bias Voltage at the pin                           | UAUXP/N & DAUXP/N pins                                   | 0    |     | 3.6  | V    |
| r <sub>AUX</sub>        | AUX bit rate                                      |  |      | 1   |      | Mbps |
| VAUX-A<br>C-DIFF-<br>pp | AUX AC differential peak-to-peak voltage          | UAUXP/N & DAUXP/N pins                                   | 0.27 |     | 1.38 | Vppd |
| I <sub>IL</sub>         | Leakage current at the pin                        | VDD= 1.8V; Pin voltage 3.6V<br>In deep power saving mode |      |     | +1   | μA   |
| I <sub>bck</sub>        | Back current sunk from pin to powered down supply | VDD=0, Pin voltage = 3.6V                                |      |     | +1   | μA   |
| Zin                     | AUX monitor differential input impedance          | Over frequency range of interest DC to 50 MHz            |      | 1M  |      | Ω    |
| Cin                     | AUX monitor AC coupling capacitance               |  |      | 10  |      | pF   |
| Ron                     | ON-state resistance                               | DC voltage = 0 to 3.6V, I = 20 mA                        |      | 3.3 | 5.6  | Ω    |
|                         |   | DC voltage = 0 to 0.6V, I = 20 mA                        |      | 3   | 4.0  | Ω    |
|                         |   | DC voltage = 3.0 to 3.6V, I = 20 mA                      |      | 3.3 | 5.6  | Ω    |
| Imax                    | Maximum sustained DC current flow                 |  |      |     | 20   | mA   |

PTN36502\_PTN36502A Product data sheet

## PTN36502/PTN36502A

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Symbol               | Parameter <sup>[1]</sup>              | Conditions                            | Min | Тур | Мах | Unit |
|----------------------|---------------------------------------|---------------------------------------|-----|-----|-----|------|
| T <sub>AUX_OFF</sub> | Switching time to turn off AUX switch | AUX reaction time from DP to USB mode |     | 29  | 39  | μs   |
| T <sub>AUX_ON</sub>  | Switching time to turn on AUX switch  | AUX reaction time from USB to DP mode |     | 29  | 39  | μs   |
| t <sub>pd</sub>      | Propagation delay                     | DC voltage= 0 to 3.6V, I=20mA         |     | 174 | 198 | ps   |
|                      |                                       | DC voltage= 0 to 0.6V, I=20mA         |     | 144 | 156 | ps   |
|                      |                                       | DC voltage= 3.0 to 3.6V, I=20mA       |     | 174 | 198 | ps   |
| t <sub>sk</sub>      | Intra pair skew                       |                                       |     | 30  | 47  | ps   |
| BW                   | -3 dB bandwidth                       |                                       |     | 100 |     | MHz  |

[1] All S-parameter measurements are with respect to 100 Ω differential impedance reference and 50 Ω single-ended impedance reference.

## **10.8 Ternary control characteristics**

#### **Symbol Parameter** Conditions Min Max Unit Тур Input leakage current Measured with input at VIH =VDD or -6.25 6.25 $I_{LL}$ uА $V_{II} = 0; VDD = 1.8V$ Input leakage current Measured with input between VIM 2 $I_{LM}$ μA (min) and VIM (max) 0.75\*V VDD+ v Vін High level voltage DD 0.3 Voltage at unconnected/ open 0.625\* V VIM 0.375\* condition VDD VDD 0.25\*V Low level voltage V VIL DD μA Leakage current at the pin VDD= 1.8V; Pin voltage 2.2V +1 $I_{IL}$ Pin voltage = 2.2V Back current sunk from pin to +1 μA Ibck powered down supply R<sub>pu</sub> Internal Pull-up resistance Ternary setting 500 kΩ Internal Pull-down resistance Ternary setting 500 kΩ R<sub>pd</sub> Maximum allowed capacitance at 100 pF Cpin the pin

#### Table 29. Ternary control characteristics

## **10.9** I<sup>2</sup>C dynamic characteristics

#### Table 30. I<sup>2</sup>C dynamic characteristics

Applicable across operating temperature and power supply ranges as Recommended operating conditions (unless otherwise noted). Typical values are specified at 27 °C (unless otherwise noted).

| Symbol           | Parameter                        | Conditions | Min  | Тур | Max  | Unit |
|------------------|----------------------------------|------------|------|-----|------|------|
| F <sub>I2C</sub> | I <sup>2</sup> C Clock frequency |            | 0    |     | 1000 | kHz  |
| VIH              | HIGH-level Input voltage         |            | 1.19 |     |      | V    |
| VIL              | LOW-level Input voltage          |            |      |     | 0.57 | V    |

PTN36502\_PTN36502A Product data sheet

## PTN36502/PTN36502A


### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

| Symbol              | Parameter   | Conditions  | Min   | Тур | Max  | Unit |
|---------------------|---|---|-------|-----|------|------|
| V <sub>hys</sub>    | Hysteresis of Schmitt trigger inputs                          | V <sub>pullup</sub> < 3.6V  | 0.095 |     |      | V    |
| V <sub>OL</sub>     | LOW-level output voltage at 3mA sink current                  | V <sub>pullup</sub> < 3.6V  | 0     |     | 0.4  | V    |
| I <sub>OL</sub>     | LOW-level output current                                      | V <sub>OL</sub> =0.4V;<br>Standard and Fast modes                           | 3     |     |      | mA   |
|                     |   | V <sub>OL</sub> =0.4V;<br>Fast mode plus                                    | 20    |     |      | mA   |
|                     |   | V <sub>OL</sub> =0.6V;<br>Fast mode   | 6     |     |      | mA   |
| IIL                 | LOW-level input current                                       | Pin voltage = 0.1* V <sub>pullup</sub> to 0.9*V <sub>pullup</sub> , max     | -10   |     | 10   | μA   |
| CI                  | Capacitance of IO pin   |   |       |     | 10   | pF   |
| t <sub>hd,sta</sub> | Hold time (repeated) START condition                          | Fast mode plus;<br>After this period, the first clock pulse<br>is generated | 0.26  |     |      | μs   |
| t <sub>LOW</sub>    | LOW period of I <sup>2</sup> C clock                          | Fast mode plus  | 0.5   |     |      | μs   |
| t <sub>HIGH</sub>   | HIGH period of I <sup>2</sup> C clock                         | Fast mode plus  | 0.26  |     |      | μs   |
| T <sub>SU,STA</sub> | Setup time (repeated) START condition                         | Fast mode plus  | 0.26  |     |      | μs   |
| T <sub>HD,DAT</sub> | Data Hold time  | Fast mode plus  | 0     |     |      | μs   |
| T <sub>SU,DAT</sub> | Data Setup time   | Fast mode plus  | 50    |     |      | ns   |
| T <sub>r</sub>      | Rise time of I2C_SCL and I2C_SDA signals                      | Fast mode plus  | -     |     | 120  | ns   |
| T <sub>f</sub>      | Fall time of I2C_SCL and I2C_SDA signals                      | Fast mode plus  | -     |     | 120  | ns   |
| T <sub>SU,STO</sub> | Setup time for STOP condition                                 | Fast mode plus  | 0.26  |     |      | μs   |
| BUF                 | Bus free time between STOP and START condition                | Fast mode plus  | 0.5   |     |      | μs   |
| t <sub>VD,DAT</sub> | Data valid time   | Fast mode plus  |       |     | 0.45 | μs   |
| t <sub>VD,ACK</sub> | Data valid acknowledge time                                   | Fast mode plus  |       |     | 0.45 | μs   |
| t <sub>SP</sub>     | Pulse width of spikes that must be suppressed by input filter |   | 0     |     | 50   | ns   |

**Note:**  $V_{pullup}$  is external pull up voltage on SCL and SDA pins. The voltage can be up to 3.6V from another power supply.

## PTN36502/PTN36502A

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver



## PTN36502/PTN36502A

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## 11 Package summary

Terminal position code: Q (quad)

Package type descriptive code: HX2QFN24

**Package style descriptive code:** HXQFN (thermal enhanced extremely thin quad flatpack; no leads)

Package body material type: P (plastic)

Mounting method type: S (surface mount)

Issue date: 16-12-2016

Manufacturer package code: SOT1903-1

#### Table 31. Package summary


| Parameter                      | Min  | Nom  | Max  | Unit |
|--------------------------------|------|------|------|------|
| package length                 | 2.35 | 2.4  | 2.45 | mm   |
| package width                  | 3.15 | 3.2  | 3.25 | mm   |
| seated height                  | 0.3  | 0.35 | 0.4  | mm   |
| nominal pitch                  | -    | 0.4  | -    | mm   |
| actual quantity of termination | -    | 24   | -    | A/A  |

PTN36502\_PTN36502A

Product data sheet


Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## 12 Package outline



### **NXP Semiconductors**

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver



Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
- 4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.

| © NXP B.V                  | . ALL RIGHTS RESERVED |                 | DATE: 1   | 8 MAY 2018 |
|----------------------------|-----------------------|-----------------|-----------|------------|
| MECHANICAL OUTLINE         | STANDARD:             | DRAWING NUMBER: | REVISION: |            |
| PRINT VERSION NOT TO SCALE | NON JEDEC             |                 |           |            |

Figure 20. Package outline note HX2QFN24 (SOT1903-1)

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver


## **13 Soldering**



PTN36502\_PTN36502A
Product data sheet


## PTN36502/PTN36502A

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver



## PTN36502/PTN36502A

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver



#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## **14 Packing information**

SOT1903-1 (HX2QFN24); Reel pack, SMD, 7" Q1 standard product orientation; Ordering code (12NC) ending 115


#### 14.1 Dimensions and quantities

#### Table 32. Dimensions and quantities


| Reel dimensions<br>d × w (mm) <sup>[1]</sup> | SPQ/PQ (pcs) | Reels<br>per box |
|--|--------------|------------------|
| 178 × 12                                     | 3000         | 1                |

[1] d = reel diameter; w = tape width.

### 14.2 Product orientation



## 14.3 Carrier tape dimensions



#### Table 33. Carrier tape dimensions

In accordance with IEC 60286-3.

| A <sub>0</sub> (mm) | B <sub>0</sub> (mm) | K <sub>0</sub> (mm) | T (mm)      | <b>P</b> <sub>1</sub> (mm) | W (mm)      |
|---------------------|---------------------|---------------------|-------------|----------------------------|-------------|
| $2.60 \pm 0.05$     | $3.40 \pm 0.05$     | 0.53 ± 0.05         | 0.25 ± 0.03 | 8 ± 0.1                    | 12+0.3/-0.1 |

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## **15 Abbreviations**

| Table 34. Abb | previations                      |
|---------------|----------------------------------|
| Acronym       | Description                      |
| AIO           | All in One Computer platform     |
| CDM           | Charged Device Model             |
| DFP           | Downstream Facing Port           |
| DP            | DisplayPort                      |
| Gbps          | Giga bits per second             |
| НВМ           | Human Body Model                 |
| LFPS          | Low Frequency Periodic Signaling |
| LPM           | Link Power Management            |
| NC            | No Connect                       |
| Rx            | Receiver                         |
| SI            | Signal Integrity                 |
| тх            | Transmitter                      |
| UFP           | Upstream Facing Port             |
| USB           | Universal Serial Bus             |

## Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## **16 Revision history**

#### Table 35. Revision history

| Document ID              | Release date                      | Data sheet status                                  | Change<br>notice | Supersedes     |
|--------------------------|-----------------------------------|--|------------------|----------------|
| PTN36502_PTN36502A v.3.0 | 20180928                          | Product data sheet                                 | -                | PTN36502 v.2.0 |
| Modifications            | <ul> <li>Added part ty</li> </ul> | ype PTN36502A                                      |                  |                |
| PTN36502 v.2.0           | 20180614                          | Product data sheet                                 | -                | PTN36502 v.1.0 |
| Modifications            | <ul> <li>Minor text ed</li> </ul> | nd <u>Section 13</u> : added min/max dimensions, n | o change to      | device         |
| PTN36502 v.1.0           | 20180316                          | Product data sheet                                 | -                | -              |

## **17 Legal information**

### 17.1 Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition  |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

Please consult the most recently issued document before initiating or completing a design. [1]

[2] [3] The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### **17.2 Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## **17.3 Disclaimers**

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

#### Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for

such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## PTN36502/PTN36502A

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## **Tables**

| Tab. 1.  | Ordering information5                      |
|----------|--|
| Tab. 2.  | Ordering options5                          |
| Tab. 3.  | Pin description7                           |
| Tab. 4.  | Allowed output swing and pre-emphasis      |
|          | combinations in DisplayPort mode10         |
| Tab. 5.  | Downstream pin connection to Type-C        |
|          | receptacle in DFP application              |
| Tab. 6.  | Upstream pin connection to application     |
|          | processor in DFP receptacle application12  |
| Tab. 7.  | Upstream pin connection to Type-C          |
|          | receptacle in UFP application14            |
| Tab. 8.  | Downstream pin connection to USB 3.1       |
|          | Gen 1/DisplayPort hubs in UFP receptacle   |
|          | application                                |
| Tab. 9.  | Upstream pin connection to Type-C plug     |
|          | UFP_Dongle application16                   |
| Tab. 10. | Downstream pin connection to USB 3.1       |
|          | Gen 1/DisplayPort hubs in UFP_Dongle       |
|          | application                                |
| Tab. 11. | EN control for various mode setting during |
|          | POR  |
| Tab. 12. | PTN36502/PTN36502A DFP mode                |
|          | configuration19                            |
| Tab. 13. | PTN36502/PTN36502A UFP mode                |
|          | configuration20                            |
| Tab. 14. | PTN36502/PTN36502A UFP_Dongle mode         |
|          | configuration                              |
|          | -  |

| Tab. 15.             | Upstream channel configuration using C1        |   |
|----------------------|--|---|
| 140. 10.             | pin22  | , |
| Tab. 16.             | Downstream channel configuration using C2      | - |
|                      | pin22  | 2 |
| Tab. 17.             | DisplayPort channel equalization settings 23   | 3 |
| Tab. 18.             | I2C registers and description 23               |   |
| Tab. 19.             | Read/write device slave address                | ) |
| Tab. 20.             | Limiting values                                |   |
| Tab. 21.             | Recommended operating conditions               |   |
| Tab. 22.             | Device characteristics                         | 3 |
| Tab. 23.             | USB 3.1 Gen 1 receiver dynamic characteristics | - |
| Tab. 24              | USB 3.1 Gen 1 transmitter dynamic              | נ |
| 140. 24.             | characteristics                                | 3 |
| Tab. 25.             | USB jitter characteristics                     |   |
| Tab. 26.             | DisplayPort receiver dynamic                   |   |
|                      | characteristics                                | 3 |
| Tab. 27.             | DisplayPort transmitter dynamic                |   |
|                      | characteristics                                |   |
| Tab. 28.             | AUX switch and AUX monitor characteristics40   |   |
| Tab. 29.             | Ternary control characteristics                |   |
| Tab. 30.             | I2C dynamic characteristics 4                  |   |
| Tab. 31.             | Package summary                                |   |
| Tab. 32.<br>Tab. 33. | Dimensions and quantities                      |   |
| Tab. 33.<br>Tab. 34. | Abbreviations                                  |   |
| Tab. 34.<br>Tab. 35. | Revision history                               |   |
|                      |  | - |

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

## **Figures**

| Fig. 1.  | Functional diagram6                          |
|----------|--|
| Fig. 2.  | PTN36502/PTN36502A pinning                   |
|          | (transparent top view)7                      |
| Fig. 3.  | Connection illustration when PTN36502/       |
|          | PTN36502A in DFP receptacle application 11   |
| Fig. 4.  | Connection illustration when PTN36502/       |
|          | PTN36502A in UFP receptacle application 13   |
| Fig. 5.  | Connection illustration when PTN36502/       |
|          | PTN36502A in UFP_Dongle application 15       |
| Fig. 6.  | GPIO mode control flow chart17               |
| Fig. 7.  | GPIO mode control sequence diagram           |
|          | illustration17                               |
| Fig. 8.  | EN control flow diagram18                    |
| Fig. 9.  | Different lane TX and RX paths definitions19 |
| Fig. 10. | Mode transition state diagram21              |
| Fig. 11. | I2C read sequence29                          |
| Fig. 12. | I2C write sequence                           |
| Fig. 13. | Propagation delay                            |
|          |  |

| Fig. 14. | LFPS electrical idle transitions in U0/U1 |      |
|----------|---|------|
|          | mode                                      | . 37 |
| Fig. 15. | U2/U3 exit behavior                       | . 37 |
| Fig. 16. | Jitter measurement setup                  | 38   |
| Fig. 17. | I2C-bus timing diagram                    | 43   |
| Fig. 18. | Package outline SOT1903-1                 |      |
| Fig. 19. | Package outline detail G of HX2QFN24      |      |
|          | (SOT1903-1)                               | 46   |
| Fig. 20. | Package outline note HX2QFN24             |      |
|          | (SOT1903-1)                               | 47   |
| Fig. 21. | Reflow soldering footprint for SOT1903-1  | 48   |
| Fig. 22. | Reflow soldering footprint part2 for      |      |
|          | HX2QFN24 (SOT1903-1)                      | 49   |
| Fig. 23. | Reflow soldering footprint part3 for      |      |
|          | HX2QFN24 (SOT1903-1)                      | 50   |
| Fig. 24. | Product orientation in carrier tape       | 51   |
| Fig. 25. | Carrier tape dimensions                   | 51   |
|          |   |      |

PTN36502\_PTN36502A Product data sheet

## PTN36502/PTN36502A

Type-C USB 3.1 Gen 1 and DisplayPort v1.2 combo redriver

### Contents

| 1  | General description   | 1  |
|--|---|--|
| 2  | Features and benefits   | 2  |
| 3  | Applications  |  |
| 4  | Ordering information  | 5  |
| 4.1  | Ordering options  | 5  |
| 5  | Functional diagram  |  |
| 6  | Pinning information   |  |
| 6.1  | Pinning   |  |
| 6.2  | Pin description   |  |
| 7  | Functional description  |  |
| 7.1  | USB 3.1 Gen 1 operation   |  |
| 7.2  | DisplayPort v1.2 operation  |  |
| 7.2.1  | AUX crossbar switch   |  |
| 7.2.2  | AUX monitoring and configuration  |  |
| 7.3  | USB Type-C DFP receptacle application   |  |
| 7.4  | USB Type-C UFP receptacle application   |  |
| 7.5  | USB Type-C UFP_Dongle application   |  |
| 7.6  | Control and programmability   |  |
| 7.6.1  | Operating mode selection (I2C mode or   |  |
| 7.0.1  | GPIO mode)  | 18   |
| 7.6.2  | Mode configuration through GPIO mode  |  |
| 7.6.3  | Mode transitions  |  |
| 7.6.4  | Channel settings for USB 3.1 Gen 1 mode   |  |
| 7.6.5  | Channel settings for DisplayPort mode   |  |
| 7.6.6  | I2C configurability   |  |
| 7.6.7  | I2C read/write operations   |  |
|  |   |  |
| -  |   |  |
| 8  | Limiting values   | .31  |
| 8<br>9   | Limiting values   | .31<br>.32   |
| 8<br>9<br>10   | Limiting values<br>Recommended operating conditions<br>Characteristics  | . 31<br>. 32<br>. 33   |
| <b>8</b><br>9<br><b>10</b><br>10.1   | Limiting values   | . 31<br>. 32<br>. 33   |
| 8<br>9<br>10   | Limiting values   | . 31<br>. 32<br>. 33<br>. 33   |
| 8<br>9<br>10<br>10.1<br>10.2   | Limiting values   | . 31<br>. 32<br>. 33<br>. 33   |
| <b>8</b><br>9<br><b>10</b><br>10.1   | Limiting values<br>Recommended operating conditions<br>Characteristics<br>USB 3.1 Gen 1 receiver dynamic<br>characteristics<br>USB 3.1 Gen 1 transmitter dynamic                    | 31<br>.32<br>.33<br>33   |
| <b>8</b><br>9<br>10<br>10.1<br>10.2<br>10.3  | Limiting values<br>Recommended operating conditions<br>Characteristics<br>USB 3.1 Gen 1 receiver dynamic<br>characteristics<br>USB 3.1 Gen 1 transmitter dynamic<br>characteristics | <b>31</b><br>. <b>32</b><br>. <b>33</b><br>33<br>35<br>35  |
| <b>8</b><br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4  | Limiting values   | 31<br>.32<br>.33<br>33<br>35<br>36<br>.38  |
| <b>8</b><br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5  | Limiting values   | 31<br>.32<br>.33<br>33<br>35<br>36<br>.38  |
| <b>8</b><br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4  | Limiting values   | 31<br>.32<br>.33<br>.33<br>.35<br>.35<br>.36<br>.38<br>.38   |
| 8<br>9<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6   | Limiting values   | 31<br>.32<br>.33<br>.33<br>.35<br>.36<br>.38<br>.38<br>.38   |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7   | Limiting values   | 31<br>.32<br>.33<br>33<br>35<br>36<br>38<br>38<br>38<br>39<br>40   |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8   | Limiting values   | 31<br>.32<br>.33<br>35<br>.36<br>.38<br>.38<br>.38<br>38<br>39<br>40<br>41                                   |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9   | Limiting values   | 31<br>.32<br>.33<br>33<br>35<br>36<br>.38<br>38<br>38<br>39<br>40<br>41<br>41                                |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9<br><b>11</b>  | Limiting values   | 31<br>.32<br>.33<br>33<br>35<br>36<br>38<br>38<br>38<br>39<br>40<br>41<br>41                                 |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9<br>11<br>12   | Limiting values   | 31<br>32<br>33<br>33<br>33<br>35<br>36<br>38<br>38<br>38<br>39<br>40<br>41<br>41<br>41                       |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9<br>11<br>12<br>13                                     | Limiting values   | 31<br>32<br>33<br>33<br>35<br>36<br>38<br>38<br>38<br>38<br>39<br>40<br>41<br>41<br>44<br>44<br>44<br>44     |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9<br>11<br>12<br>13<br>14                               | Limiting values   | 31<br>32<br>33<br>35<br>36<br>38<br>38<br>38<br>38<br>39<br>40<br>41<br>44<br>44<br>44<br>45<br>51           |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9<br>11<br>12<br>13<br>14<br>14.1                       | Limiting values   | 31<br>.32<br>.33<br>.33<br>.35<br>.38<br>.38<br>.38<br>.38<br>.39<br>.40<br>41<br>41<br>44<br>45<br>48<br>51 |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9<br>11<br>12<br>13<br>14<br>14.1<br>14.2               | Limiting values   | 31<br>.32<br>.33<br>.33<br>.35<br>.36<br>.38<br>.38<br>.38<br>.39<br>.40<br>41<br>41<br>41<br>44<br>45<br>51 |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9<br>11<br>12<br>13<br>14<br>14.1<br>14.2<br>14.3       | Limiting values   | 31<br>.32<br>.33<br>.35<br>.36<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38         |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9<br>11<br>12<br>13<br>14<br>14.1<br>14.2<br>14.3<br>15 | Limiting values   | 31<br>.32<br>.33<br>.35<br>.36<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38<br>.38         |
| 8<br>9<br>10<br>10.1<br>10.2<br>10.3<br>10.4<br>10.5<br>10.6<br>10.7<br>10.8<br>10.9<br>11<br>12<br>13<br>14<br>14.1<br>14.2<br>14.3       | Limiting values   | 31<br>32<br>33<br>35<br>36<br>38<br>38<br>38<br>38<br>38<br>38<br>38   |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2018.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 September 2018 Document identifier: PTN36502\_PTN36502A

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for USB Interface IC category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

CY7C69356-48LTXC USB3319C-GJ-TR USB3370B-EZK-TR CYPD2120-24LQXI CYPD2122-20FNXIT CYPD2122-24LQXIT LIF-UC120-SWG36ITR50 UPD360-A/6HX CP2102NP1174GM CG8454AM DPO2039DABQ-13 CY7C68034-56LTXC TUSB213IRGYT TUSB213RGYT USB3503T-I/ML CY7C63310-SXC CY7C68013A-56LTXIT USB3316C-CP-TR USB3250-ABZJ FT220XS-R MAX3107ETG+ MAX14632EZK+T USB3300-EZK LAN9514-JZX CYPD2120-24LQXIT MAX3100CEE+T USB5826-I/KD USB5826/KD USB5906/KD USB5916/KD USB5926/KD TUSB215QRGYTQ1 TUSB522PRGER NB7NPQ701MMTTBG TUSB213RGYR USB5926-I/KD USB5906-I/KD USB4640I-HZH-03 CY7C63813-SXC CY7C63823-SXC CY7C64215-28PVXC CY7C68013A-128AXC CY7C68013A-56LTXI CY7C68013A-56PVXC CY7C68013A-56PVXI CYPD1120-40LQXI AP43771VDKZ-13 AP43771VFBZ-13 DIO32320MP10 HT42B534-2