# **SJA1124**

# Quad LIN master transceiver with LIN master controller Rev. 1 — 8 May 2018 Product da

Product data sheet

#### **General description** 1

The SJA1124 is a quad Local Interconnect Network (LIN) master channel device. Each of the four channels contains a LIN master controller and LIN transceiver with master termination. LIN master frames are transferred to the physical LIN bus via the LIN physical layer. The SJA1124 is primarily intended for in-vehicle subnetworks using baud rates up to 20 kBd and is compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A, ISO 17987-4:2016(12 V LIN) and SAE J2602-1.

A Serial Peripheral Interface (SPI) and an interrupt output provide the interface between the SJA1124 and a microcontroller.

Transmit data streams received on the SPI are converted by the SJA1124 into LIN master frames transmitted on the LIN bus. The LIN master frames are transmitted as optimized bus signals shaped to minimize ElectroMagnetic Emission (EME). The LIN bus output pins are pulled HIGH via internal LIN master termination resistors. Data streams received on the LIN bus input pins can be read by the microcontroller via the SPI.

Power consumption is very low in Low Power mode. However, the SJA1124 can still be woken up via the LIN pins and the SPI interface.

#### 2 **Features and benefits**

#### 2.1 General

- · Four LIN master channels:
  - LIN master controller
  - LIN transceiver
  - LIN master termination consisting of a diode and a 1 kΩ ±10 % resistor
- Compliant with:
  - LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A
  - ISO 17987-3:2016, ISO 17987-4:2016 (12 V LIN)
  - SAE J2602-1
- · Very low current consumption in Low Power mode with wake-up via SPI or LIN
- Option to control an external voltage regulator via the INHN output
- Bus signal shaping optimized for baud rates up to 20 kBd
- SPI for communicating with the microcontroller:
  - SPI used for configuration, control, diagnosis and LIN data transfer
  - Flexible SPI length from 3 bytes to 18 bytes
  - Output status pin signals SPI operational state
- Interrupt output pin: interrupts can be configured individually
- · Facilitates synchronous LIN frame transmission across multiple SJA1124 devices
- VIO input for direct interfacing with 3.3 V and 5 V microcontrollers



#### Quad LIN master transceiver with LIN master controller

- · On-chip Phase-Locked Loop (PLL) for LIN master controller
- Passive behavior in unpowered state
- Undervoltage detection
- Leadless DHVQFN24 package (3.5 mm × 5.5 mm) supporting improved Automated Optical Inspection (AOI) capability

#### 2.2 LIN master controllers

- Independent per LIN channel:
  - Baud rate
  - Operating mode
  - Status and interrupt
- · Complete LIN frame handling and transfer
- One interrupt per LIN frame
- Slave response timeout detection
- · Programmable break length
- Automatic sync field generation
- · Programmable stop bit length
- · Hardware parity generation
- Hardware or software checksum generation
- Fault confinement
- · Fractional baud rate generator

#### 2.3 Protection

- Excellent ElectroMagnetic Immunity (EMI)
- Very high ESD robustness: ±6 kV according to IEC61000-4-2 for pins LIN1 to LIN4 and BAT
- Bus terminal and battery pin protected against transients in the automotive environment (ISO 7637)
- · Bus terminal short-circuit proof to battery and ground
- LIN dominant timeout function
- Thermal protection


# 3 Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
SJA1124AHG	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5\times5.5\times0.85$ mm	SOT 815-1

#### **Quad LIN master transceiver with LIN master controller**


# 4 Block diagram



#### **Quad LIN master transceiver with LIN master controller**

# 5 Pinning information

# 5.1 Pinning



# 5.2 Pin description

Table 2. Pin description

Symbol	Pin <sup>[1]</sup>	Description
BAT	1	battery supply
n.c.	2	not connected
GND	3	ground
LIN1	4	LIN bus line 1 input/output
LIN2	5	LIN bus line 2 input/output
GND	6	ground
SCK	7	SPI clock input
SDO	8	SPI data output
VIO	9	supply voltage for I/O level adapter
GND	10	ground
SDI	11	SPI data input
i.c.	12	internally connected; should be left floating
STAT	13	SPI status output
CLK	14	clock input for PLL
i.c.	15	internally connected; should be connected to ground
INTN	16	interrupt output to microcontroller; active LOW

# Quad LIN master transceiver with LIN master controller

Symbol	Pin <sup>[1]</sup>	Description
TMF	17	transmit frame input
SCSN	18	SPI chip select input; active-LOW
GND	19	ground
LIN3	20	LIN bus 3 input/output
LIN4	21	LIN bus 4 input/output
GND	22	ground
n.c.	23	not connected
INHN	24	inhibit output for controlling an external voltage regulator; open-drain; active LOW

<sup>[1]</sup> For enhanced thermal and electrical performance, solder the exposed center pad of the DHVQFN24 package to board ground.

#### Quad LIN master transceiver with LIN master controller

# 6 Functional description

The SJA1124 is an SPI-to-LIN bridge with four LIN master channels. Each LIN master channel incorporates a LIN master controller and LIN transceiver with master termination. According to the Open System Interconnect (OSI) model, this device comprises the LIN physical layer and part of the data link layer.


This device is intended for, but not limited to, automotive LIN master applications with multiple LIN master channels. It provides excellent ElectroMagnetic Compatibility (EMC) performance.

# 6.1 LIN 2.x/SAE J2602 compliance

The SJA1124 is fully compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A, ISO 17987-3:2016, ISO 17987-4:2016 (12 V LIN) and SAE J2602-1.

# 6.2 Operating modes

The SJA1124 supports two main operating modes: Normal mode and Low Power mode. Additional battery supply undervoltage (Off), intermediate VIO undervoltage (VIO UV), and overtemperature protection (Overtemp) modes are supported. The SJA1124 state diagram is shown in Figure 3.



- (1) A transition from Low Power mode to Off mode is triggered when  $V_{BAT}$  drops below typ. 2.4 V.
- (2) All LIN frame transmissions must be completed.
- (3) The SCSN input threshold depends on  $V_{IO}$ . This mode transition will not take place when  $V_{SCSN}$  > 0.75 $V_{IO}$ .

Figure 3. State diagram

#### Quad LIN master transceiver with LIN master controller

#### 6.2.1 Off mode

When the SJA1124 is in Off mode, all input signals are ignored and all output drivers are off. All register values are reset. The device is in a defined passive, low-power state in Off mode.

The SJA1124 switches to Off mode when the voltage on pin BAT drops below the power-off detection threshold,  $V_{th(det)poff}$ . When the SJA1124 is in Overtemp mode, it switches to Off mode when the junction temperature drops below  $T_{rel(otp)}$ .

#### 6.2.2 Low Power mode

The SJA1124 consumes significantly less power in Low Power mode than in Normal mode. All LIN master controllers and the PLL are disabled. While current consumption is very low in Low Power mode, the SJA1124 can still detect SPI (see <u>Section 6.5.2</u>) and remote wake-up events on pins LINx (see <u>Section 6.5.1</u>).

When the SJA1124 switches to Low Power mode, pin INHN is set floating, SPI register access is disabled and all register values are reset.

The SJA1124 switches from Normal mode to Low Power mode when bit LPMODE in the Mode register is set (see <u>Table 16</u>), provided all LIN channels are in LIN Sleep mode (SLEEP = 1 in the LCFG1 register; see <u>Table 27</u>), there is no ongoing LIN frame transmission and no interrupts are pending.

**Note**: Low Power mode should not be confused with LIN Sleep mode, which is a submode of Normal mode (see <u>Section 6.2.3.1</u>).

#### 6.2.3 Normal mode

Normal mode is the normal operating state of the SJA1124. Registers can be accessed via the SPI. The PLL is enabled and can be configured. For LIN frame transmission, a LIN channel needs to be in LIN Normal mode and the PLL should be locked.

The SJA1124 switches from Off mode to Normal mode when the voltage on pin BAT exceeds the power-on detection threshold,  $V_{th(det)pon}$ .

The SJA1124 switches from Low Power mode to Normal mode when a remote wakeup is detected on one of the LINx pins (see <u>Section 6.5.1</u>) or an SPI wake-up event is triggered (see <u>Section 6.5.2</u>).

Registers will contain default values after a transition from Off or Low Power to Normal mode. The initialization status interrupt (INITI; see <u>Table 21</u>) is set and the INTN output is forced LOW. INITI must be cleared before the INITI idle timeout time,  $t_{to(idle)INITI}$ , expires. Otherwise, the SJA1124 switches to Low Power mode. The transitions to Normal mode takes  $t_{init(norm)}$ .

**Note**: Normal mode should not be confused with LIN Normal mode (see section Section 6.2.3.2), which is a sub-mode of the Normal mode.

Four sub-modes of Normal mode are described in the following sections.

#### 6.2.3.1 LIN Sleep mode

A LIN channel can detect remote LIN wake-up events on the associated LIN pin in LIN Sleep mode (see <u>Section 6.5.1</u>). Typically, a LIN channel is set to LIN Sleep mode after

#### Quad LIN master transceiver with LIN master controller

the transmission of a so-called LIN go-to-sleep command, which is a special LIN master request frame issued to force LIN slave nodes to LIN network sleep state.

A LIN channel switches to LIN Sleep mode when bit SLEEP in the associated LIN configuration register is set to 1 and LIN frame transmission has been completed.

#### 6.2.3.2 LIN Normal mode

In LIN Normal mode, a LIN channel can be used for LIN frame transmission.

A LIN channel switches to LIN Normal mode when bit SLEEP in the associated LIN configuration register is set to 0, provided bit INIT = 0 (see <u>Table 27</u>). After switching to LIN Normal mode, the LIN channel will be ready for LIN frame transmission after a short initialization period  $(t_{init(1 \mid N)})$ .

#### 6.2.3.3 LIN Initialization mode

The LIN channels can be initialized in this mode. All message transfers to and from the LIN bus are aborted when the SJA1124 enters LIN Initialization mode. Therefore, the state of the LIN channel should be checked (via the LIN state register; see <a href="Table 41">Table 41</a>) before switching to LIN Initialization mode. The LIN bus outputs, LINx, are in recessive state (HIGH) in this mode.

The SJA1124 switches to LIN Initialization mode when bit INIT in LIN configuration register 1 (<u>Table 27</u>) is set to 1 (provided LIN Sleep mode is not selected; SLEEP = 0).

#### 6.2.3.4 LIN High-Speed mode

In LIN High-Speed mode, the associated LIN transceiver supports baud rates higher than 20 kBd. Otherwise, behavior is identical to LIN Normal mode.

A LIN channel switches to LIN High-Speed mode when the associated LxHC bit in the LIN Communication register 1 is set (see Table 25).

#### 6.2.4 VIO UV mode

In VIO UV mode, the LINx outputs are recessive, INHN and STAT outputs are LOW, SDO is floating, INTN is HIGH and the digital inputs are ignored.

The SJA1124 switches from Normal mode to VIO UV mode when the voltage on pin VIO drops below the VIO undervoltage detection threshold,  $V_{uvd(VIO)}$ , for longer than  $t_{d(uvd)}$ .

### 6.2.5 Overtemp mode

Overtemp mode prevents the SJA1124 from being damaged by excessive temperatures. If the junction temperature exceeds the shutdown threshold,  $T_{sd(otp)}$ , the thermal protection circuit disables the LIN channel output drivers, the LIN master pull-ups (see Section 6.10.11) and the PLL. The LIN master controller aborts LIN frame transmission. The STAT output is LOW in Overtemp mode.

# 6.3 Interrupt

The interrupt function of the SJA1124 provides an event signal on pin INTN to inform the microcontroller about system control, status and error events. Interrupt events are

#### Quad LIN master transceiver with LIN master controller

enabled via dedicated interrupt enable bits. Pin INTN is forced LOW in response to an enabled interrupt event.

Pin INTN features a forced interrupt release time. After an interrupt status bit is cleared, pin INTN is released for at least  $t_{to(int)}$ . The INTN pin is enabled again to signal interrupt events once the release time has elapsed. Interrupts will still be captured in the interrupt status registers during the forced interrupt release time, but will not be forwarded to pin INTN. The interrupt registers can be read at any time.

Pin INTN is an active-LOW digital output with integrated pull-up. Typically, it is connected directly to a microcontroller.

A dedicated interrupt status bit is associated with each interrupt source. Top-level interrupt status bits are contained in the interrupt registers (INT1, INT2 and INT3; see Section 6.9.4). Second level interrupts related to the LIN master controller are in the the LIN status registers (LS, see Table 43) and LIN error status registers (LES; see Table 42).

Once an interrupt source has been identified, the interrupt should be cleared by writing logic 1 to the associated interrupt status bit. A number of interrupts can be cleared with a single write access by writing 1 to the relevant bits. Writing logic 0 to an interrupt has no effect. The interrupt pin, INTN, is released once all interrupts have been cleared.

# 6.4 Synchronous LIN frame transmission

LIN header transmission can be synchronized across multiple SJA1124 devices. A rising edge on pin TMF triggers the start of a synchronous LIN header transmission (when the function is enabled). The minimum LOW and HIGH TMF pulse widths needed to trigger transmission are, respectively,  $t_{tmf(1)}$  and  $t_{tmf(H)}$ .

**Note**: once LIN header transmission has been triggered via pin TMF, additional TMF trigger pulses should not be applied until the LIN frame transmission has been completed. Otherwise, a second LIN frame transmission might be triggered in error.

Synchronous LIN frame transmission is enabled for a LIN channel by setting the relevant LxTMFE bit in the LCOM1 register (<u>Table 25</u>).

If synchronous LIN header transmission is only needed for one SJA1124 device, it can be enabled per LIN channel via bits LxHTRQ in the LCOM2 register (<u>Table 26</u>). Pin TMF does not need to be activated in this case.

**Note**: after setting bit LxHTRQ, it should not be set again until LIN frame transmission has been completed. Otherwise, a second LIN frame transmission might be triggered in error.

#### 6.5 Device wake-up

#### 6.5.1 Remote wake-up via the LIN bus

A falling edge on pin LINx followed by a dominant level maintained for  $t_{wake(dom)LIN}$ , followed by a recessive level, is regarded as a remote wake-up request. The detection of a remote LIN wake-up event is signaled via bits LxWUI in the INT1 register (see Table 21) in Normal mode, provided the bus level on LINx is recessive.

The SJA1124 can also detect remote LIN wake-up events in Normal mode when a LIN channel is in LIN Sleep mode (see <u>Section 6.2.3.1</u>).

SJA1124

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2018. All rights reserved

#### Quad LIN master transceiver with LIN master controller

#### 6.5.2 Wake-up via the SPI

A LOW level on pin SCSN lasting  $t_{wake(low)SCSN}$  is interpreted as an SPI wake-up request. Register access is not possible until the device has been initialized (after  $t_{init}$ ) and the transition to Normal mode has been completed (see <u>Section 6.2.3</u>), or if pin STAT is driven LOW.

#### 6.6 SPI


The Serial Peripheral Interface (SPI) provides the communication link with the microcontroller, supporting multi-slave operations.

The SPI uses full duplex data transfer. With full duplex data transfer, status information is returned when new control data is shifted in. The interface also offers a read-only access option, allowing registers to be read back by the application without changing the register content. Furthermore, the SPI data transfer format provides variable data length with up to 16 data bytes.

The SPI uses four interface signals for synchronization and data transfer:

- · SCSN SPI chip select; active LOW
- SCK SPI clock
- · SDI SPI data input
- · SDO SPI data output; floating when pin SCSN is HIGH

Bit sampling is performed on the falling clock edge and data is shifted on the rising clock edge as illustrated in Fig 4.




Data in the SJA1124 is arranged in byte-length registers. Each register is assigned an 8-bit address. A write operation to the SJA1124 consists of between 3 and 18 data bytes. The first SPI byte is the address byte, containing the 8-bit address. The second byte is the control byte, containing a read-only bit (RO) and four data length code bits (DLC). For write register access, the RO bit must be set to logic 0 (if set to 1, data transmitted to the SJA1124 is ignored). The DLC specifies the number of data bytes transmitted, which may vary from 1 to 16 (see Table 3). The first data byte is written to the specified address. Subsequent data bytes are written to consecutive register addresses. So, an SPI write access consists of a minimum of 3 bytes and a maximum of 18 bytes. The SPI data transfer format is illustrated in Figure 5.

#### Quad LIN master transceiver with LIN master controller

Table 3. SPI data length code

DLC	Number of data bytes
0h	1
1h	2
Fh	16




The SJA1124 monitors the number of data bits transmitted. If the number of bits is not between 24 and 144, is not a factor of 8, or the number of bytes does not match the DLC in the SPI conrol byte, the write access is ignored and an SPI error interrupt (SPIEI) is triggered (see <u>Table 22</u>).

After the SPI data transfer is completed, as indicated by a rising edge on SCSN, the received data is processed internally. The SPI processing delay time is  $t_{d(SPI)}$ .

#### 6.6.1 Full duplex data transfer

During an SPI data transfer, the contents of the address byte and the associated data byte are returned via the SDO pin. For a read-only access (RO bit is set to logic 1), the transmitted data bytes are ignored. If more than one SJA1124 device is connected to a single SPI, the data (SDI and SDO) and the clock lines (SCK) are shared. Only the chip select (SCSN) inputs must be connected individually (see connection example in Figure 6).

#### **Quad LIN master transceiver with LIN master controller**



#### 6.6.2 Status output

The status output pin (STAT) provides SPI access availability status information. It is driven LOW in VIO UV, Overtemp and Low Power modes. In Off mode, it is LOW if  $V_{BAT}$  is above the power-on detection threshold,  $V_{th(det)pon}$ . In Normal mode, the STAT output is in a high impedance state.

STAT is a digital open-drain active-LOW output, typically connected to a microcontroller. An external pull-up resistor to VIO is needed to provide a HIGH-level reference.

#### **Quad LIN master transceiver with LIN master controller**

# 6.7 Register mapping overview

A register map overview is provided in <u>Table 4</u> to <u>Table 11</u>. Detailed register descriptions are given in the following sections. Reserved bits return 0 when read.

Table 4. Overview of system control registers

Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	MODE	RST	reserved						LPMODE
01h	PLLCFG	reserved				PLLMULT			
02h	INT1EN	reserved				L4WUIE	L3WUIE	L2WUIE	L1WUIE
03h	INT2EN	reserved		OTWIE	PLLOLIE	PLLILIE	PLLIFFIE	SPIEIE	reserved
04h	INT3EN	L4EIE	L3EIE	L2EIE	L1EIE	L4SIE	L3SIE	L2SIE	L1SIE

Table 5. Overview of system status registers

Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
10h	INT1	INITI	reserved			L4WUI	L3WUI	L2WUI	L1WUI
11h	INT2	reserved		OTWI	PLLOLI	PLLILI	PLLIFFI	SPIEI	LPRFI
12h	INT3	L4EI	L3EI	L3EI	L1EI	L4SI	L3SI	L2SI	L1SI
13h	STATUS	reserved		OTW	reserved	PLLIL	PLLIFF	reserved	

Table 6. Overview of LIN master controller global registers

Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
20h	LCOM1	L4HS	L3HS	L2HS	L1HS	L4TMFE	L3TMFE	L2TMFE	L1TMFE
21h	LCOM2	reserved				L4HTRQ	L3HTRQ	L2HTRQ	L1HTRQ

Table 7. Overview of LIN channel initialization registers

Addre	SS			Register	Bit							
LIN1	LIN2	LIN3	LIN4		7	6	5	4	3	2	1	0
30h	60h	90h	C0h	LCFG1	CCD	MBL			,	reserved	SLEEP	INIT
31h	61h	91h	C1h	LCFG2	TBDE	IOBE	reserve	t				
32h	22h	92h	C2h	LITC	reserved	reserved					IOT	reserved
33h	63h	93h	C3h	LGC	reserved	t					STOP	SR
34h	64h	94h	C4h	LRTC	reserved	d			RTO			
35h	65h	95h	C5h	LFR	reserved	t			FBR			
36h	66h	96h	C6h	LBRM	IBR[15:7	7]						
37h	67h	97h	C7h	LBRL	IBR[7:0]							
38h	68h	98h	C8h	LIE	SZIE	TOIE	BEIE	CEIE	reserved	DRIE	DTIE	FEIE

# Quad LIN master transceiver with LIN master controller

Table 8. Overview of LIN channel send frame registers

Addre	SS			Register	Bit							
LIN1	LIN2	LIN3	LIN4		7	6	5	4	3	2	1	0
39h	69h	99h	C9h	LC	reserve	d		WURQ	reserve	b	ABRQ	HTRQ
3Ah	6Ah	9Ah	CAh	LBI	reserve	d	ID					
3Bh	6Bh	9Bh	CBh	LBC	reserved	ł	•	DFL			DIR	ccs
3Ch	6Ch	9Ch	CCh	LCF	CF							
3Dh	6Dh	9Dh	CDh	LBD1	DATA0							
3Eh	6Eh	9Eh	CEh	LBD2	DATA1							
3Fh	6Fh	9Fh	CFh	LBD3	DATA2							
40h	70h	A0h	D0h	LBD4	DATA3							
41h	71h	A1h	D1h	LBD5	DATA4							
42h	72h	A2h	D2h	LBD6	DATA5							
43h	73h	A3h	D3h	LBD7	DATA6							
44h	74h	A4h	D4h	LBD8	DATA7							

Table 9. Overview of LIN channel get status registers

Addres	SS			Register	Bit							
LIN1	LIN2	LIN3	LIN4		7	6	5	4	3	2	1	0
4Fh	7Fh	AFh	DFh	LSTATE	RXBSY	reserved			LINS			
50h	80h	B0h	E0h	LES	SZF	TOF	BEF	CEF	reserve	d		FEF
51h	81h	B1h	E1h	LS	reserved	DRBNE	reserved	t		DRF	DTF	reserved
52h	82h	B2h	E2h	LCF	CF							
53h	83h	B3h	E3h	LBD1	DATA0							
54h	84h	B4h	E4h	LBD2	DATA1							
55h	85h	B5h	E5h	LBD3	DATA2							
56h	86h	B6h	E6h	LBD4	DATA3							
57h	87h	B7h	E7h	LBD5	DATA4							
58h	88h	B8h	E8h	LBD6	DATA5							
59h	89h	B9h	E9h	LBD7	DATA6							
5Ah	8Ah	BAh	EAh	LBD8	DATA7							

Table 10. Overview of LIN master termination configuration registers

Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
F0h	MCFG	M4CFG		M3CFG		M2CFG		M1CFG	
F1h	MMTPS	DFR	FRS	WRCNTS					
F2h	MCFGCRC	CRC							

SJA1124

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2018. All rights reserved.

#### **Quad LIN master transceiver with LIN master controller**

Table 11. Overview of other registers

Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FEh	MTPCS	MTPCS							,
FFh	ID	reserved		ID					

# 6.8 Non-volatile configuration

#### 6.8.1 Programming non-volatile memory

The SJA1124 contains Multiple Time Programmable (MTP) non-volatile memory (NVM) cells that allow the default configuration of the LIN master pull-up to be programmed.

Programming of the NVM cells is performed in two steps. First, the required values are written to the LIN master pull-up configuration register and, if necessary, the NVM status register (Table 12 and Table 13). The CRC value is then written to the NVM CRC register (Table 14). If the CRC value is correct, programming is confirmed. Otherwise, the operation is aborted. A system reset is generated after a successful NVM programming cycle. Note that the NVM cells cannot be read while they are being programmed.

During NVM programming, the supply voltage must remain within the battery supply voltage operating range.

After an NVM programming cycle has been completed, the non-volatile memory is protected against overwriting. Factory preset values, indicated by '\*', need to be restored before the NVM cells can be re-programmed (see Section 6.8.2).

Table 12. LIN master pull-up configuration register (MCFG, address F0h)

Bit	Symbol	Access	Value	Description
7:6	6 M4CFG R/W			master termination configuration channel 4
			00	Low Power mode off and Normal mode off
			01	Low Power mode off and Normal mode 10 % accurate
			10*	Low Power mode 25 % accurate and Normal mode 10 % accurate
			11	Low Power mode 10 % accurate and Normal mode 10 % accurate
5:4	M3CFG	R/W		master termination configuration channel 3
			00	Low Power mode off and Normal mode on
			01	Low Power mode off and Normal mode off
			10*	Low Power mode 25 % accurate and Normal mode 10 % accurate
			11	Low Power mode 10 % accurate and Normal mode 10 % accurate
3:2	M2CFG R/W			master termination configuration channel 2
			00	Low Power mode off and Normal mode off
			01	Low Power mode off and Normal mode 10 % accurate
			10*	Low Power mode 25 % accurate and Normal mode 10 % accurate
			11	Low Power mode 10 % accurate and Normal mode 10 % accurate

#### Quad LIN master transceiver with LIN master controller

Bit	Symbol	Access	Value	Description
1:0	M1CFG	R/W		master termination configuration channel 1
			00	Low Power mode off and Normal mode off
			01	Low Power mode off and Normal mode 10 % accurate
			10*	Low Power mode 25 % accurate and Normal mode 10 % accurate
			11	Low Power mode 10 % accurate and Normal mode 10 % accurate

The MMTPS register contains the MTPNVM write counter value WRCNTS, the factory restore status bit FRS and the disable factory restore bit DFR. The WRCNTS value is incremented with each MTPNVM program cycle until it reaches the maximum value of 3Fh (no overflow). Note that this counter is provided for information only and will not prevent re-programming when it reaches its maximum value.

The FRS signals the device configuration status. Bit DFR can be used to lock the device restore function.

Table 13. NVM status register (MMTPS, address F1h)

Bit	Symbol	Access	Value	Description	
7	DFR	R/W		enable/disable facory restore (MTPNVM lock)	
			0*	factory restore function enabled	
			1	factory restore function disabled	
6	FRS	R		factory restore status	
			0	device is configured and MTPNVM is protected against overwriting	
			1*	device in factory restore state and MTPNVM can be programmed	
5:0	WRCNTS	R	[1]	write counter status	
			xxh	contains the number of MTPNVM program cycles	


<sup>[1]</sup> Value depends on number of MTPNVM program cycles; initial value is 00h

The cyclic redundancy check value stored in the NVM CRC control register (MCFGCRC, see <u>Table 14</u>) is calculated using the data written to registers MCFG (address F0h) and MMTPS (address F1h).

Table 14. NVM CRC control register (MCFGCRC, address F2h)

Bit	Symbol	Access	Value	Description
7:0	MCFGCRC	R/W		cyclic redundancy check control
			xxh	CRC control data

The CRC value is calculated using the data representation shown in <u>Figure 7</u> and the modulo-2 division with the generator polynomial:  $X^8 + X^5 + X^3 + X^2 + X + 1$ . The result of this operation must be bitwise inverted.



#### Quad LIN master transceiver with LIN master controller

The following parameters can be used to calculate the CRC value (e.g. via the AUTOSAR method):

Table 15. Parameter for CRC coding

Parameter	Value
CRC value	8 bits
Polynomial	2Fh
Initial value	FFh
Input data reflected	no
Result data reflected	no
XOR value	FFh

### **6.8.2 Restoring factory preset values**

Factory preset values are restored by writing 00h to register MCFG ( $\underline{\text{Table 12}}$ ) and then writing a correct CRC value to register MCFGCRC ( $\underline{\text{Table 14}}$ ). A minimum delay of  $t_{idl(SPI)MTPNVM}$  must be inserted between the two write operations.

The factory restore operation will be aborted if:

- the write operation to MCFGCRC starts before the MTPNV SPI idle time (t<sub>idl(SPI)MTPNVM</sub>) has elapsed.
- any SPI register access is initiated between the MCFG and MCFGCRC write operations
- Factory restore is disabled (DFR = 1)

The SJA1124 performs a system reset after the factory preset values have been restored.

# 6.9 System control and status registers

Reset values are indicated by '\*'.

#### 6.9.1 Mode register

The mode register (MODE) is used to reset the SJA1124 and to select Low Power mode. Operating modes are described in <u>Section 6.2</u>.

Table 16. Mode register (MODE, address 00h)

Bit	Symbol	Access	Value	Description
7	RST <sup>[1]</sup>	W		device reset
			1*	reset device
			0	no reset
6:1	reserved	R	00h*	
0	LPMODE <sup>[1]</sup>	<sup>1</sup> W		Low Power mode
			1 <sup>[2]</sup>	switch to Low Power mode
			0*	Normal mode

#### Quad LIN master transceiver with LIN master controller

- [1] Bit is cleared automatically after a write operation; reading always returns 0.
- [2] The preconditions listed in Section 6.2.2 must be met to trigger a transition to Low Power mode.

### 6.9.2 PLL configuration register

The SJA1124 uses a Phase-Locked Loop (PLL) to generate a high-frequency clock signal from an external reference clock ( $f_{clk(PLL)in}$ ) on the CLK input pin. The internal PLL output signal ( $f_{clk(PLL)out}$ ; see Section 6.9.2.3) is used as the input clock for the baud rate generators in the LIN master controllers (see Section 6.10.5.5).

#### 6.9.2.1 External clock reference

A good quality input clock is necessary for proper PLL performance. The frequency of the reference clock on pin CLK should be within the specified operating range, f<sub>clk(PLL)in</sub>.

To meet LIN master requirements for baud rate deviation, the tolerance of the external clock reference should be within ±0.3%.

#### 6.9.2.2 PLL in lock

The PLL lock status (PLLIL) can be read from the STATUS register (see <u>Table 24</u>). The PLL is in lock if the deviation from the nominal internal PLL output clock  $f_{clk(PLL)out}$  is within  $\Delta_{lock(PLL)}$ .

The PLL in-lock and out-of-lock interrupts (PLLILI and PLLOLI) in register INT2 (see Table 22) can be enabled via register INT2EN (see Table 19).

# 6.9.2.3 Selecting the multiplication factor

The PLL output frequency  $f_{\text{clk}(\text{PLL})\text{out}}$  depends on the PLL multiplication-factor M, and can be calculated using the following formula:

$$f_{\text{clk(PLL)out}} = M \times f_{\text{clk(PLL)in}}$$
 (1)

Preconfigured settings for M are provided in the PLL configuration register (PLLCFG; <u>Table 17</u>). The settings for M (PLLMULT) are defined for specific input clock frequency ranges to provide sufficient LIN baud rate accuracy.

If the reference frequency,  $f_{clk(PLL)in}$ , is outside the defined input clock frequency range for the configured PLLMULT setting, bit PLLIFF in the status register is set to signal the failure (see <u>Table 24</u>). A PLL input frequency fail interrupt (PLLIFF) is generated, if enabled via register INT2EN (see <u>Table 19</u>).

Table 17. PLL configuration register (PLLCFG; address 01h)

			· ·	
Bit	Symbol	Access	Value	Description
7:4	reserved	R	0h*	
3:0	PLLMULT	R/W		PLL multiplication of input frequency
			0h	$f_{\text{clk(PLL)in}}$ = 0.4 MHz to 0.5 MHz multiplication factor: M = 78
			1h	$f_{\text{clk(PLL)in}}$ = 0.5 MHz to 0.7 MHz multiplication factor: M = 65

SJA1124

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2018. All rights reserved

#### Quad LIN master transceiver with LIN master controller

Bit	Symbol	Access	Value	Description	
			2h	$f_{clk(PLL)in}$ = 0.7 MHz to 1.0 MHz multiplication factor: M = 39	
			3h	$f_{clk(PLL)in}$ = 1.0 MHz to 1.4 MHz multiplication factor: M = 28	
			4h	$f_{clk(PLL)in}$ = 1.4 MHz to 1.9 MHz multiplication factor: M = 20	
			5h	$f_{clk(PLL)in}$ = 1.9 MHz to 2.6 MHz multiplication factor: M = 15	
			6h	$f_{clk(PLL)in}$ = 2.6 MHz to 3.5 MHz multiplication factor: M = 11	
			7h	$f_{clk(PLL)in}$ = 3.5 MHz to 4.5 MHz multiplication factor: M = 8.5	
			8h	$f_{\text{clk(PLL)in}}$ = 4.5 MHz to 6.0 MHz multiplication factor: M = 6.4	
				9h	$f_{clk(PLL)in}$ = 6.0 MHz to 8.0 MHz multiplication factor: M = 4.8
			Ah*	$f_{clk(PLL)in}$ = 8.0 MHz to 10.0 MHz multiplication factor: M = 3.9	
			other	not used	

# 6.9.3 Interrupt enable registers

The interrupt enable registers (INT1EN, INT2EN, INT3EN) are used to enable interrupt sources. When an enabled interrupt is generated, the associated interrupt status bit (in INT1, INT2 or INT3) is set and pin INTN is forced LOW.

A number of second-level interrupt sources are associated with each of the interrupts in INT3. Second-level interrupts are enabled individually via the LIN interrupt enable registers (<u>Table 35</u>). The status of second-level interrupts can be read from the LIN error status registers (LES, <u>Table 42</u>) and LIN status registers (LS, <u>Table 43</u>).

When a second level interrupt is generated, the associated interrupt status bits in INT3 and LES/LS are set if both the first and second level interrupts are enabled.

Table 18. Interrupt enable register 1 (INT1EN, address 02h)

Bit	Symbol	Access	Value	Description
7:4	reserved	R	0h*	
3	L4WUIE	R/W		L4WUI interrupt enable
			1*	enable L4WUI interrupt
			0	disable L4WUI interrupt
2	L3WUIE	JIE R/W		L3WUI interrupt enable
			1*	enable L3WUI interrupt
			0	disable L3WUI interrupt
1	L2WUIE			L2WUI interrupt enable
			1*	enable L2WUI interrupt

# Quad LIN master transceiver with LIN master controller

Bit	Symbol	Access	Value	Description
			0	disable L2WUI interrupt
0	L1WUIE	R/W		L1WUI interrupt enable
			1*	enable L1WUI interrupt
			0	disable L1WUI interrupt

Table 19. Interrupt enable register 2 (INT2EN, address 03h)

Bit	Symbol	Access	Value	Description
7:6	reserved	R	0h*	
5	OTWIE	R/W		OTWI interrupt enable
			1	enable OTWI interrupt
			0*	disable OTWI interrupt
4	PLLOLIE	R/W		PLLOLI interrupt enable
			1	enable PLLOLI interrupt
			0*	disable PLLOLI interrupt
3	PLLILIE	R/W		PLLILI interrupt enable
			1	enable PLLILI interrupt
			0*	disable PLLILI interrupt
2	PLLIFFIE	R/W		PLLIFFI interrupt enable
			1	enable PLLIFFI interrupt
			0*	disable PLLIFFI interrupt
1	SPIEIE	R/W		SPIEI interrupt enable
			1	enable SPIEI interrupt
			0*	disable SPIEI interrupt
0	reserved	R	0*	

Table 20. Interrupt enable register 3 (INT3EN, address 04h)

Bit	Symbol	Access	Value	Description
7	L4EIE	R/W		L4EI interrupt enable
			1	enable L4EI interrupt
			0*	disable L4EI interrupt
6	L3EIE	R/W		L3EI interrupt enable
			1	enable L3EI interrupt
			0*	disable L3EI interrupt
5	5 L2EIE	R/W		L2EI interrupt enable
			1	enable L2EI interrupt
			0*	disable L2EI interrupt

#### **Quad LIN master transceiver with LIN master controller**

Bit	Symbol	Access	Value	Description
4	L1EIE	R/W		L1EI interrupt enable
			1	enable L1EI interrupt
			0*	disable L1EI interrupt
3	L4SIE	R/W		L4SI interrupt enable
			1	enable L4SI interrupt
			0*	disable L4SI interrupt
2	L3SIE	R/W		L3SI interrupt enable
			1	enable L3SI interrupt
			0*	disable L3SI interrupt
1	L2SIE	R/W		L2SI interrupt enable
			1	enable L2SI interrupt
			0*	disable L2SI interrupt
0	L1SIE	R/W		L1SI interrupt enable
			1	enable L1SI interrupt
			0*	disable L1SI interrupt

# 6.9.4 Interrupt registers

The top-level interrupts are listed in the interrupt registers (INT1, INT2, INT3). An interrupt is signalled on the open-drain output pin INTN. The status of individual interrupts can be read from the interrupt registers. With the exception of the initialization status (INITI) and low power request fail (LPRFI) interrupts, the interrupts can be enabled and disabled individually via the interrupt enable registers (see Section 6.9.3).

Table 21. Interrupt register 1 (INT1, address 10h)

Interrupt status bits are cleared by writing 1; writing 0 has no effect.

Bit	Symbol	Access	Value	Description
7	INITI	R/W		initialization status interrupt
			1* <sup>[1]</sup>	device has been initialized
			0	no initialization event detected
6:4	reserved	R	0h*	
3	3 L4WUI	R/W		LIN 4 wake-up interrupt
			1	wake-up request detected on LIN4
			0*	no wake-up event detected on LIN4
2	2 L3WUI	R/W		LIN 3 wake-up interrupt
			1	wake-up request detected on LIN3
			0*	no wake-up event detected on LIN3
1	L2WUIE	R/W		LIN 2 wake-up interrupt
			1	wake-up request detected on LIN2
			0*	no wake-up event detected on LIN2

#### Quad LIN master transceiver with LIN master controller

Bit	Symbol	Access	Value	Description
0	L1WUIE	R/W		LIN 1 wake-up interrupt
			1	wake-up request detected on LIN1
		0*	no wake-up event detected on LIN1	

<sup>[1]</sup> INITI must be cleared within  $t_{to(idle)INITI}$ .

INT2 interrupts signal out-of-range conditions and error states.

Table 22. Interrupt register 2 (INT2, address 11h)

Interrupt status bits are cleared by writing 1; writing 0 has no effect.

Bit	Symbol	Access	Value	Description
7:6	reserved	R	0h*	
5	OTWI	R/W		overtemperature warning interrupt
			1	chip junction temperature warning threshold $(T_{w(\text{otp})})$ exceeded
			0*	chip temperature OK
4	PLLOLI	R/W		PLL out-of-lock interrupt
			1	PLL is out of lock
			0*	no interrupt detected
3	PLLILI	R/W		PLL in-lock interrupt
			1	PLL in-lock detected
			0*	no interrupt event
2	PLLIFFI	R/W		PLL input frequency fail interrupt
			1	PLL input frequency fail detected
			0*	PLL input frequency OK
1	SPIEI	R/W		SPI error interrupt
			1	SPI error detected
			0*	no SPI error detected
0	LPRFI	R/W		low power request fail interrupt
			1	low power request fail detected
			0*	no low power request fail interrupt detected

Interrupt register 3 (INT 3) provides LIN master controller status information. When set, LxEI bits indicate that a LIN error status interrupt has been generated (if enabled; see Section 6.10.7.2) and can be identified via the respective LES register (see Table 42). Bits LxSI are set to indicate that a LIN status interrupt has been generated (if enabled; see Section 6.10.7.3) in the associated LS register (see Table 43). INT 3 is a read-only register. Interrupts are cleared by writing 1 to the associated LES or LS register.

# Quad LIN master transceiver with LIN master controller

Table 23. Interrupt register 3 (INT3, address 12h)

Interrupts are cleared by writing 1 to the associated LES or LS register.

Bit	Symbol	Access	Value	Description
7	L4EI	R/W		LIN 4 controller error interrupt (LES, address E0h; Table 42)
			1	a LIN controller error status interrupt has been generated in LES addr. E0h
			0*	no LES inhterrupt generated
6	L3EI	R/W		LIN 3 controller error interrupt (LES, address B0h; Table 42)
			1	a LIN controller error status interrupt has been generated in LES addr. B0h
			0*	no LES interrupt generated
5	L2EI	R/W		LIN 2 controller error interrupt (LES, address 80h; Table 42)
			1	a LIN controller error status interrupt has been generated in LES addr. 80h
			0*	no LES2 interrupt generated
4	L1EI	R/W		LIN 1 controller error interrupt (LES, address 50h; Table 42
			1	a LIN controller error status interrupt has been generated in LES addr. 50h
			0*	no LES interrupt generated
3	L4SI	R/W		LIN 4 controller status interrupt (LS, address E1h; Table 43)
			1	a LIN controller status interrupt has been generated in LS addr. E1h
			0*	no LS interrupt generated
2	L3SI	R/W		LIN 3 controller status interrupt (LS, address B1h; Table 43)
			1	a LIN controller status interrupt has been generated in LS addr. B1h
			0*	no LS interrupt generated
1	L2SI	R/W		LIN 2 controller status interrupt (LS, address 81h; Table 43)
			1	a LIN controller status interrupt has been generated in LS addr. 81h
			0*	no LS interrupt generated
0	L1SI	R/W		LIN 1 controller status interrupt (LS, address 51h; Table 43)
			1	a LIN controller status interrupt has been generated in LS addr. 51h
			0*	no LS interrput generated

#### Quad LIN master transceiver with LIN master controller

#### 6.9.5 Status register

The status register is read-only.

Table 24. Status register (STATUS, address 13h)

Bit	Symbol	Access	Value	Description
7:6	reserved	R	0h*	
5	OTW	R		overtemperature warning
			1	chip overtemperature warming thershold $(T_{w(otp)})$ exceeded
			0	chip temperature ok
4	reserved	R		
3	PLLIL	R		PLL lock status
			1	PLL in lock
			0	PLL out of lock
2	PLLIFF	R		PLL input frequency fail status
			1	PLL input frequency failure (outside defined range)
			0	PLL input frequency ok (within defined range)
1:0	reserved	R	0h*	

#### 6.10 LIN master controllers

The SJA1124 contains four LIN master controllers. A LIN master controller performs LIN master frame transfer operations. It is designed to manage a large number of LIN messages efficiently and with minimum SPI traffic. LIN messages are handled autonomously once the LIN frame header transmission has been triggered. The next header transmission request can be handled when the ongoing LIN frame response is transmitted or the checksum is received. The LIN master controller also contains an 8-byte buffer for transmission/reception data, respectively.

Register bit reset values are indicated by '\*' in the following sections.

#### 6.10.1 LIN frame transmission

A LIN frame transmission is initiated by setting the LIN header transmission request bit (HTRQ) in the LIN control register (LC; <u>Table 36</u>). On receiving a header transmission request, the LIN master controller transmits a LIN frame header, which includes break, sync and protected identifier fields. Depending on the state of the data direction bit (DIR) in the LIN buffer control register (LBC; <u>Table 38</u>), the LIN master controller either transmits the LIN frame response (DIR = 1: LIN master transmits, LIN slave receives) or expects to receive the LIN frame response from a LIN slave (DIR = 0: LIN slave transmits; LIN master receives).

When the LIN master controller transmits the LIN frame response, the data fields stored in the LIN buffer data registers (LBDx; see <u>Table 40</u>) are transmitted automatically. The data field length (DFL) to be transmitted is configured in the LBC register. Finally, the checksum is transmitted. Depending on the CCD bit in the LIN configuration 1 register (LCFG1; <u>Table 27</u>), the checksum is either hardware-generated or needs to be stored

#### Quad LIN master transceiver with LIN master controller

in the LIN checksum field register (LCF; <u>Table 39</u>) by the user. If the checksum is generated automatically, the checksum type (enhanced or classic) can be configured via the CCS bit in the LBC register.

Once LIN header transmission begins, the user should not modify register bits in the LIN buffer identifier (LBI; <u>Table 37</u>) and LIN buffer control (LBC; <u>Table 38</u>) registers until the frame transmission has been completed. The transmitted LIN frame identifier and data are also received by the LIN master controller and copied, respectively, to LBI and LBDx.

When the LIN master controller receives the LIN frame response, the received data fields are stored in LBDx. The expected data field length is configured via bits DFL. The received checksum is stored in the LCF register. If the CCD bit is logic 0, the checksum is calculated autonomously and compared with the received checksum field. The type of checksum calculation (enhanced or classic) depends on the CCS bit.

At the end of a LIN frame transmission, either a data transmission complete flag (DTF) or a data reception complete flag (DRF) is signaled in the LIN status register (LS; see Table 43).


LIN frame transmission is aborted when an error is detected. Instead of DTF or DRF, the corresponding error flag is set in the LIN error status register (LES; <u>Table 42</u>).

Except for the data reception buffer not empty flag (DRBNE), all LS and LES status flags can be enabled for interrupt handling via the LIN interrupt enable (LIE; see <u>Table 35</u>) and Interrupt 3 enable (INT3EN; <u>Table 20</u>) registers.

#### 6.10.2 LIN receiver bit timing

A LIN byte field contains 10 bits: the dominant start bit followed by 8 data bits and the recessive stop bit. The baud rate generator determines the sample rate (see Section 6.10.5.5). Sampling of each LIN bit consists of 16 baud rate generator output cycles (see Figure 8). The bit time,  $t_{\text{bit}}$ , is the nominal time needed to transmit one bit.

The LIN receiver synchronizes with the falling edge of the start bit in a LIN byte field, to an accuracy of  $t_{BFS}$  (equal to 1 baud rate generator output clock cycle). The bit level is obtained by taking three samples in the middle of the bit (between  $t_{EBS}$  and  $t_{LBS}$ ; see Figure 8). If two or more samples are logic 1, the bit level is taken as one. Otherwise it is 0.



#### 6.10.3 LIN controller registers

The LIN master controller has associated global and channel registers. The global registers are listed in <u>Table 6</u>. The LIN master controller channel registers are listed in the initialization, send frame and get status registers (<u>Table 7</u>, <u>Table 8</u> and <u>Table 9</u>).

#### **Quad LIN master transceiver with LIN master controller**

# 6.10.4 LIN communication registers

LIN high-speed mode can be enabled to support baud rates higher than 20 kBd (see section Section 6.2.3.4) via bits LxHS in the LIN master controller communication register 1 (LCOM1). Pin TMF can be enabled per LIN channel via bits LxTMFE for synchronous LIN header transmission (see Section 6.4).

Table 25. LIN communication register 1 (LCOM1, address 20h)

Bit	Symbol	Access	Value	Description
7	L4HS	R/W		LIN high-speed mode for LIN 4
			1	enable LIN high-speed mode for LIN 4
			0*	disable LIN high-speed mode for LIN 4
6	L3HS	R/W		LIN high-speed mode for LIN 3
			1	enable LIN high-speed mode for LIN 3
			0*	disable LIN high-speed mode for LIN 3
5	L2HS	R/W		LIN high-speed mode for LIN 2
			1	enable LIN high-speed mode for LIN 2
			0*	disable LIN high-speed mode for LIN 2
4	L1HS	R/W		LIN high-speed mode for LIN 1
			1	enable LIN high-speed mode for LIN 1
			0*	disable LIN high-speed mode for LIN 1
3	L4TMFE	R/W		LIN transmit frame input (TMF) enable for LIN 4
			1 <sup>[1]</sup>	enable TMF for LIN 4
			0*	disable TMF for LIN 4
2	L3TMFE	R/W		LIN transmit frame input (TMF) enable for LIN 3
			1 <sup>[1]</sup>	enable TMF for LIN 3
			0*	disable TMF for LIN 3
1	L2TMFE	R/W		LIN transmit frame input (TMF) enable for LIN 2
			1 <sup>[1]</sup>	enable TMF for LIN 2
			0*	disable TMF for LIN 2
0	L1TMFE	R/W		LIN transmit frame input (TMF) enable for LIN 1
			1 <sup>[1]</sup>	enable TMF for LIN 1
			0*	disable TMF for LIN 1

<sup>[1]</sup> After setting LxTMFE, the SPI processing delay time t<sub>d(SPI)</sub> should be considered before triggering a LIN header transmit request via TMF.

Bits LxHTRQ in table LCOM2 are used to initiate LIN header transmission.

Table 26. LIN communication register 2 (LCOM2, address 21h)

I UDIC 2	able 20. Lift communication register 2 (200m2, address 21m)					
Bit	Symbol	Access	Value	Description		
7:4	reserved	R	0h*			
3	L4HTRQ	R/W		LIN header transmission request for LIN 4		

SJA1124

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2018. All rights reserved.

#### **Quad LIN master transceiver with LIN master controller**

Bit	Symbol	Access	Value	Description
			1 <sup>[1]</sup>	initiate LIN header transmission for LIN 4
			0*	no LIN header transmission for LIN 4
2	L3HTRQ	R/W		LIN header transmission request for LIN 3
			1 <sup>[1]</sup>	initiate LIN header transmission for LIN 3
			0*	no LIN header transmission for LIN 3
1	L2HTRQ	R/W		LIN header transmission request for LIN 2
			1 <sup>[1]</sup>	initiate LIN header transmission for LIN 2
			0*	no LIN header transmission for LIN 2
0	0 L1HTRQ	R/W		LIN header transmission request for LIN 1
			1 <sup>[1]</sup>	initiate LIN header transmission for LIN 1
			0*	no LIN header transmission for LIN 1

<sup>[1]</sup> Bit LxHTRQ is cleared automatically after a write operation; reading register LCOM2 always returns 0.

# 6.10.5 LIN channel initialization registers

#### 6.10.5.1 LIN configuration registers

LIN configuration register 1 (LCFG1) is used to select the operating mode, configure the LIN master break length and to enable/disable the hardware checksum.

Table 27. LIN configuration registers 1 (LCFG1, addresses 30h, 60h, 90h, C0h)

Bit	Symbol	Access	Value	Description
7	CCD <sup>[1]</sup>	R/W		checksum calculation disable
			1	disable hardware checksum calculation; LCF is read/write
			0*	enable hardware checksum calculation; LCF is read-only
6:3	MBL <sup>[1]</sup>	R/W		LIN master break length
			0h*	10 bits
			1h	11 bits
			2h	12 bits
			3h	13 bits
			4h	14 bits
			5h	15 bits
			6h	16 bits
			7h	17 bits
			8h	18 bits
			9h	19 bits
			Ah	20 bits

#### Quad LIN master transceiver with LIN master controller

Bit	Symbol	Access	Value	Description
			Bh	21 bits
			Ch	22 bits
			Dh	23 bits
			Eh	36 bits
			Fh	50 bits
2	reserved	R	0*	
1	SLEEP	R/W		LIN mode select
			1*	select LIN Sleep mode
			0	select LIN Normal mode
0	INIT <sup>[2]</sup>	R/W		initialization request
			1	LIN Initialization mode
			0*	LIN Normal mode

<sup>[1]</sup> This field can only be overwritten in LIN Initialization mode.

LIN configuration register 2 (LCFG2) is used to configure the sync break delimiter and to determine how the transmitter state machine responds to bit error events. Note that a write access to this register resets the LIN control register (LC; see <u>Table 36</u>).

Table 28. LIN configuration registers 2 (LCFG2, address 31h, 61h, 91h, C1h)

Bit	Symbol	Access	Value	Description
7	TBDE <sup>[1]</sup>	R/W		2-bit delimiter
			1	2-bit delimiter
			0*	1-bit delimiter
6	6 IOBE <sup>[1]</sup>	R/W		idle on bit error
			1*	bit error resets LIN state machine
			0	bit error does not reset LIN state machine
5:0	reserved	R	0h*	

<sup>[1]</sup> This field can only be overwritten in LIN Initialization mode.

#### 6.10.5.2 LIN idle timeout control registers

The behavior on a LIN idle timeout event is configured via the LIN idle timeout control register (LITC).

Table 29. LIN idle timeout control registers (LITC; addresses 32h, 62h, 92h, C2h)

Bit	Symbol	Access	Value	Description
7:2	reserved	R	00h*	
1	IOT <sup>[1]</sup>	R/W		idle on timeout
			1*	idle on timeout event resets LIN state machine
			0	no reset

<sup>[2]</sup> This bit is ignored and handled internally if bit SLEEP is set.

#### Quad LIN master transceiver with LIN master controller

Bit	Symbol	Access	Value	Description
0	reserved	R	0*	

<sup>[1]</sup> This field can only be overwritten in LIN Initialization mode.

#### 6.10.5.3 LIN global control registers

The LIN global control register (LGC) provides the option to extend the number of stop bits (STOP) and to initiate a soft reset (SR).

STOP determines the number of stop bits in the transmitted data. The STOP bit is configured for all fields (Delimiter, Sync, ID, Checksum and payload). Setting bit SR to 1 executes a soft reset of the LIN master controller (FSMs, timers, status and error registers) without modifying the configuration registers. All LS and LES status bits are reset by a soft reset.

Table 30. LIN global control registers (LGC; addresses 33h, 63h, 93h, C3h)

Bit	Symbol	Access	Value	Description
7:2	reserved	R	00h*	
1	STOP <sup>[1]</sup>	R/W		stop bit configuration
			1	two stop bits
			0*	one stop bit
0	SR <sup>[1][2]</sup>	R/W		LIN controller soft reset control
			1	soft reset of LIN controller
			0*	no reset

<sup>[1]</sup> Field can be written only in LIN Initialization mode.

# 6.10.5.4 LIN response timeout control registers

The RTO field in the LIN response timeout control register (LRTC) defines the time limit for receiving the complete LIN frame response (including checksum). The time base for the timeout timer is bit time  $t_{\rm hit}$ , the nominal time required to transmit one bit.

The timer starts at the end of the LIN frame header (i.e. at the end of the stop bit of the protected identifier field).

$$t_{\text{RESPONSE\_MAX}} = \text{RTO} \times (\text{DFL} + 2) \times t_{\text{bit}} = (\text{RTO} / 10) \times t_{\text{RESPONSE\_MIN}}$$
 (2)

Table 31. LIN response timeout control register (LRTC; 34h, 64h, 94h, C4h)

Bit	Symbol	Access	Value	Description
7:4	reserved	R	0h*	
3:0	RTO	R/W		response timeout time
			xh <sup>[1]</sup>	response time limit in bit time for one byte

<sup>[1]</sup> The reset value is 0Eh = 14, corresponding to  $t_{RESPONSE\_MAX}$  = 1.4 x  $t_{RESPONSE\_MIN}$ 

<sup>[2]</sup> This bit must be cleared via software (it is not cleared by hardware).

#### Quad LIN master transceiver with LIN master controller

#### 6.10.5.5 LIN baud rate generator registers

The LIN baud rate is specified as an unsigned fixed-point number. The mantissa is coded as a 16-bit integer value (IBR) and the fraction is coded as a 4-bit fractional value (FBR).

IBR is split between two registers: the LIN baud rate generator MSB register (LBRM; <u>Table 33</u>) contains the 8 most significant bits; the LIN baud rate generator LSB register (LBRL; <u>Table 34</u>) contains the 8 least significant bits.

FBR is defined in the LIN fractional register (LFR; Table 32).

The output frequency of the baud rate generator is 16 times the baud rate. The input frequency of the baud rate generator is the PLL output clock frequency  $f_{clk(PLL)out}$ .

The baud rate can be calculated from the following formula:

baudrate = 
$$\frac{f_{\text{clk(PLL)out}}}{16 \times IBR + FBR}$$
 (3)

The baud rate deviation ( $\Delta$ BR) from the nominal baud rate (BR<sub>nom</sub>) depends on the PLL output clock frequency and the nominal baud rate. The baud rate deviation ( $\Delta$ BR) can be calculated from the nominal baud rate (BR<sub>nom</sub>) using the following equation:

$$\Delta BR / BR_{nom} = \frac{|BR - BR_{nom}|}{BR_{nom}} \times 100 \le \frac{BR_{nom}}{f_{clk(PLL)out}} \times 50\%$$
(4)

Table 32. LIN fractional registers (LFR; 35h, 65h, 95h, C5h)

Bit	Symbol	Access	Value	Description
7:4	reserved	R	0h*	
3:0	FBR <sup>[1]</sup>	R/W		fractional baud rate
			xh	4-bit fraction value of baud rate

<sup>[1]</sup> Field can be written only in LIN Initialization mode.

Table 33. LIN baud rate generator MSB registers (LBRM; 36h, 66h, 96h, C6h)

Bit	Symbol	Access	Value	Description
7:0	IBR[15:8] <sup>[1]</sup>	R/W		integer baud rate
			xxh <sup>[2]</sup>	MSB of baud rate integer value

<sup>[1]</sup> Field can be written only in LIN Initialization mode.

Table 34. LIN baud rate generator LSB registers (LBRL; 37h, 67h, 97h, C7h)

Bit	Symbol	Access	Value	Description
7:0	IBR[7:0] <sup>[1]</sup>	R/W		integer baud rate
			xh <sup>[2]</sup>	LSB of baud rate integer value

SJA1124

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2018. All rights reserved

<sup>[2]</sup> The LIN clock is disabled at the reset value of IBR[15:0] = 0000h.

#### **Quad LIN master transceiver with LIN master controller**

- [1] Field can be written only in LIN Initialization mode.
- [2] The LIN clock is disabled at the reset value of IBR[15:0] = 0000h.

# 6.10.5.6 LIN interrupt enable register

The LIN interrupt enable register (LIE) is used to enable the LIN master controller interrupt sources. The status of the interrupts can be read from the LIN error status register (LES) and LIN status register (LS).

Table 35. LIN interrupt enable register (LIE; 38h, 68h, 98h, C8h)

Bit	Symbol	Access	Value	Description
7	SZIE	R/W		stuck-at-zero interrupt enable; generated when SZF flag in LES register (Table 42; bit 7) is set
			1	enable stuck-at-zero (SZ) interrupt
			0*	disable stuck-at-zero (SZ) interrupt
6	TOIE	R/W		timeout interrupt enable; generated when TOF flag in LES register (Table 42; bit 6) is set
			1	enable timeout error (TO) interrupt
			0*	disable timeout error (TO) interrupt
5	BEIE	R/W		bit error interrupt enable; generated when BEF flag in LES register (Table 42; bit 5) is set
			1	enable bit error (BE) interrupt
			0*	disable bit error (BE) interrupt
4	CEIE	R/W		checksum error interrupt enable; generated when CEF flag in LES register (Table 42; bit 4) is set
			1	enable checksum error (CE) interrupt
			0*	disable checksum error (CE) interrupt
3	reserved	R	0*	
2	DRIE	R/W		data reception complete interrupt enable; generated when DRF flag in LS register ( <u>Table 43</u> , bit 1) is set
			1	enable data reception (DR) interupt
			0*	disable data reception (DR) interupt
1	DTIE	R/W		data transmission complete interrupt enable; generated when DTF flag in LS register (Table 43, bit 1) is set
			1	enable data transnission (DT) interrupt
			0*	disable data transnission (DT) interrupt
0	FEIE	R/W		frame error interrupt enable; generated when FEF flag in LES register (Table 42; bit 0) is set
			1	enable frame error (FE) interrupt
			0*	disable frame error (FE) interrupt

#### Quad LIN master transceiver with LIN master controller

#### 6.10.6 LIN channel send frame registers

#### 6.10.6.1 LIN control registers

A wake-up request is generated by writing the wake-up character to LIN buffer data register 1 (LBD1; see Section 6.10.6.5) and setting bit WURQ to 1. The data written to LBDx is transmitted when WURQ is set. The current LIN frame transmission can be aborted by setting bit ARBQ. A LIN header transmission is initiated by setting bit HTRQ. If bit DIR in register LBC is set (see Table 38), the LIN frame response transmission follows automatically.

Table 36. LIN control registers (LC; 39h, 69h, 99h, C9h)

Bit	Symbol	Access	Value	Description
7:5	reserved	R	0h	
4	WURQ <sup>[1]</sup>	R/W		wake-up generate request
			1 <sup>[2]</sup>	generate wake-up pulse
			0*	no wake-up pulse
3:2	reserved	R	00*	
1	ABRQ	R/W		abort request
			1 <sup>[3]</sup>	abort the current transmission or wake-up; aborts at the end of current bit
			0*	no abort request
0	HTRQ	R/W		LIN header transmission request
			1 <sup>[2]</sup>	generate LIN header transmission
			0*	no LIN header transmission

<sup>[1]</sup> Bit error is not checked when transmitting the wake-up request.

#### 6.10.6.2 LIN buffer identifier registers

The LIN buffer identifier registers contain the LIN frame identifiers.

Table 37. LIN buffer identifier registers (LBI; 3Ah, 6Ah, 9Ah, CAh)

Bit	Symbol	Access	Value	Description
7:6	reserved	R	00*	
5:0	ID	R/W	00h*	LIN frame identifier of the protected identifier field, without parity

#### 6.10.6.3 LIN buffer control registers

The LIN buffer control registers are used to configure the LIN checksum version (classic or enhanced), the LIN message response direction (from master to slave or vice versa) and the data field length (number of data bytes to be transferred).

<sup>[2]</sup> Cleared by hardware when the request has been completed or on abort request.

 <sup>[3]</sup> Cleared by hardware when the transmission has been aborted. If both HTRQ and ABRQ are set at the same time, then ABRQ has no effect.

#### Quad LIN master transceiver with LIN master controller

Table 38. LIN buffer control registers (LBC; 3Bh, 6Bh, 9Bh, CBh)

Bit	Symbol	Access	Value	Description
7:5	reserved	R	0h*	
4:2	DFL	R/W	0h*	data field length (DFL = number of data bytes -1)
1	DIR	R/W		direction of LIN frame response
			1	LIN frame response from master to slave (i.e. LIN master controller transmits LIN frame response)
			0*	LIN frame response from slave to master (i.e. LIN master controller expects to receive LIN frame response)
0	ccs	R/W		classic checksum
			1	classic checksum calculation; without protected identifier
			0*	enhanced checksum calculation; with protected identifier

#### 6.10.6.4 LIN checksum field register

When the LIN master controller is transmitting the LIN frame response fields (DIR = 1), the checksum value to be transmitted onto the LIN bus is stored in the LCF register. When the LIN master controller is receiving the response fields (DIR = 0), the checksum received from the slave is stored in the LCF register.

If the checksum calculation disable bit (CCD) in LIN configuration register 1 (LCFG1) is 0, LCF is read only. If CCD is logic 1, write access to the LCF register is enabled and the checksum must be allocated by the microcontroller.

The LCF checksum data can be accessed via two addresses to support send frame and get status requests via a single SPI access. The register mapping is listed in <u>Table 8</u> (LCF; 3Ch, 6Ch, 9Ch, CCh) and <u>Table 9</u> (LCF; 52h, 82h, B2h, E2h). For example, the LCF register addresses of LIN channel 2 are 6Ch and 82h.

Table 39. LIN checksum field registers (LCF, address 52h, 82h, B2h, E2h)

Bit	Symbol	Access	Value	Description
7:0	CF	R/W <sup>[1]</sup>	00h*	hardware (CCD = 0) or software (CCD = 1) calculated checksum value

<sup>[1]</sup> The LCF register is read-only if CCD = 0.

#### 6.10.6.5 LIN buffer data registers

The LIN buffer data registers are used to allocate LIN data bytes for LIN response transmission or to read LIN bytes after a LIN message response has been received.

Each register can be accessed via two addresses to support send frame and get status requests via a single SPI access. The register mapping is listed in <a href="Table 8">Table 8</a> (LBD1 to LBD8; 3D to 44h, 6D to 74h, 9D to A4h, CD to D4h) and <a href="Table 9">Table 9</a> (LBD1 to LBD8; 53 to 5Ah, 83 to 8Ah, B3 to BAh, E3 to EAh). For example, the LBD2 register addresses of LIN channel 3 are 9Eh and B4h.

#### Quad LIN master transceiver with LIN master controller

Table 40. LIN buffer data registers (LBD1 to LBD8)

Bit	Symbol	Access	Value	Description
7:0	DATAx	R/W	00h*	LIN frame response data byte.

# 6.10.7 LIN channel get status registers

# 6.10.7.1 LIN state registers

Bit LINS in the LIN state register (LSTATE) indicate the current status of the LIN state machine. Bit RXBYS is set after header reception (if bit DIR = 0 in register LBC, <u>Table 38</u>), to indicate that the receiver is busy. This bit is not an interrupt source.

Table 41. LIN state registers (LSTATE, addresses 4Fh, 7Fh, AFh, DFh)

Bit	Symbol	Access	Value	Description
7	RXBSY	R		receiver busy flag
			1	reception ongoing
			0*	receiver is idle
6:4	reserved	R	0h*	
3:0	LINS	R	xh <sup>[1]</sup>	LIN state
			0000*	LIN channel in LIN Sleep mode
			0001	LIN channel in LIN Initialization mode
			0010	LIN idle mode [2]
			0011	sync break transmission ongoing
			0100	sync break transmission has been completed and sync delimiter transmission is ongoing
			0101	sync field transmission ongoing
			0110	identifier transmission ongoing
			0111	header transmitted
			1000	response reception ongoing in receiver mode; response transmission ongoing in transmitter mode
			1001	data transmission/reception completed, checksum transmission/reception ongoing

<sup>[1]</sup> The LINS bits are captured when the bit error flag (BEF; see <u>Table 42</u>) is set and released again when the flag is cleared.

# 6.10.7.2 LIN error status registers

The LIN error status registers (LES) contains a number of interrupt sources.

If a dominant pulse lasts for 100 bits or more, bit SZF is set. If the same dominant pulse persists, subsequent SZF settings will be 87 bit times apart (instead of 100 bit times). An interrupt is generated (bit LxEI in INT3 = 1; see <u>Table 23</u>) if bits SZIE in LIE (see <u>Table 35</u>) and LxEIE in INT3EN (see <u>Table 20</u>) are set to enable the interrupt.

<sup>[2]</sup> This mode is entered when bits SLEEP and INIT in LIN configuration register 1 (<u>Table 27</u>) are reset by software, a wakeup pulse has been received, or previous frame transmission/reception has been completed/aborted

#### Quad LIN master transceiver with LIN master controller

The TOF error flag is set when the response timeout value (RTO) is exceeded. The LIN state machine resets to Idle state when this bit and bit IOT in LITC (<u>Table 29</u>) are set. An LxEI interrupt is generated if bit TOIE in LIE and LxEIE in INT3EN are set.

The BEF error flag is set in transmission mode when the value read back from the bus is different from the value transmitted. Bit error is not checked during break field transmission. Transmission of the frame is stopped after the corrupted bit is detected if the IOBE bit in LCFG2 (<u>Table 28</u>) is set. If IOBE is reset, the transmitter continues to transmit in spite of the bit error. An LxEI interrupt is generated if bit BEIE in LIE and LxEIE in INT3EN are set.

The CEF error flag is set when the checksum computed by hardware does not match the received checksum. The received frame is discarded and the LIN master controller returns to idle state. An LxEI interrupt is generated if bits CEIE in LIE and LxEIE in INT3EN are set.

The FEF error flag is set when a dominant state is sampled on a stop bit of the currently received character (sync field, identifier field, data field, checksum field). The received frame is discarded and the LIN master controller returns to idle state. An LxEI interrupt is generated if bits FEIE in LIE and LxEIE in INT3EN are set.

Table 42. LIN error status registers (LES, addresses 50h, 80h, B0h, E0h) Error status bits are cleared by writing logic 1; writing logic 0 has no effect.

Bit	Symbol	Access	Value	Description
7	SZF	R/W		stuck at zero flag
			1 <sup>[1]</sup>	stuck-at-zero timeout error detected
			0*	no error
6	TOF	R/W		timeout error flag
			1 <sup>[2]</sup>	timeout error detected
			0*	no error
5	BEF	R/W		bit error flag
			1 <sup>[2]</sup>	bit error detected
			0*	no error
4	CEF	R/W		checksum error flag
			1 <sup>[2][3]</sup>	checksum error detected
			0*	no error
3:1	reserved	R	0h*	
0	FEF	R/W		frame error flag
			1 <sup>[2]</sup>	framing error (invalid stop bit) detected
			0*	no error

- [1] Bit set when stuck-at-zero error detected; bit should be reset by software.
- [2] Reset by hardware in LIN Initialization mode (LCFG1[INIT] = 1).
- [3] CEF is never set if checksum calculation is disabled (LCFG1[CCD] = 1).

### 6.10.7.3 LIN status registers

The LIN status registers (LS) reflect the status of the LIN frame transmission. It contains two LIN frame transfer status interrupt sources.

SJA1124

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2018. All rights reserved.

#### Quad LIN master transceiver with LIN master controller

If the LIN frame response was received successfully, bit DRF is set by hardware. This bit should then be cleared by software. If an error is detected the DRF flag is not set and the corresponding error flag is set in the LIN error status register (see section 8.10.8.2). An interrupt is generated (bit LxSI in INT3 = 1; see <u>Table 23</u> if bits DRIE in LIE (see <u>Table 35</u>) and LxSIE in INT3EN (see <u>Table 20</u>) are set to enable the interrupt.

If the LIN frame response was sent successfully, DTF is set by hardware (and should be cleared by software). If an error is detected when IOBE is set in LCFG2, the DTF flag is not set and the corresponding error flag is set in the LES register. An LxSI interrupt is generated if bits DTIE in LIE and LxSIE in INT3EN are set.

Bit DRBNE is set by hardware as soon as the first byte of the LIN frame response has been received and stored in LBD1 (when there is at least one data byte in the reception buffer). It is also set when the LIN frame response is transmitted, i.e. DIR is set in LBC. It should be cleared after reading all the buffers. This flag could be checked after a response timeout event.

Table 43. LIN status registers (LS, addresses 51h, 81h, B1h, E1h) Status bits are cleared by writing logic 1; writing logic 0 has no effect.

Bit	Symbol	Access	Value	Description
7	reserved	R	0*	
6	DRBNE	R/W		data reception buffer not empty flag
			1 <sup>[1]</sup>	first data byte of response received
			0*	no data byte received
5:3	reserved	R	0h*	
2	DRF	R/W		data reception complete flag
			1 <sup>[1][2]</sup>	data reception completed
			0*	data reception not completed
1	DTF	R/W		data transmission complete flag
			1 <sup>[1][3]</sup>	data transmission completed
			0*	data transmission not completed
0	reserved	R	0*	

- [1] Reset by hardware in LIN Initialization mode (LCFG1[INIT] = 1).
- [2] This flag is not set if a framing or checksum error is detected.
- [3] This flag is not set if a bit error occurs and idle on bit error is set (LCFG2[IOBE] = 1).

#### 6.10.8 Operation during automotive cranking pulses

The SJA1124 remains fully operational during automotive cranking pulses because the LIN device is specified down to  $V_{RAT} = 5 \text{ V}$ .

#### 6.10.9 Operation when supply voltage is outside specified operating range

If  $V_{BAT} > 28$  V or  $V_{BAT} < 5$  V, the SJA1124 may remain operational, but parameter values cannot be guaranteed to remain within the operating ranges specified in <u>Table 46</u> and <u>Table 47</u>.

If the voltage on pin BAT drops below the power-off detection threshold,  $V_{th(det)poff}$ , the SJA1124 switches to Off mode (see Section 6.2.1).

SJA1124

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2018. All rights reserved

#### Quad LIN master transceiver with LIN master controller

In Normal mode:

- If the input levels on pins LINx are recessive, the internal receiver outputs will signal recessive.
- If the LIN master controller is not transmitting, the LIN transmitter outputs on pin LINx will be recessive.

#### 6.10.10 LIN dominant timeout function

Each LIN channel has a LIN dominant timeout function. This function switches off the relevant LIN master termination resistor,  $R_{master}$  or  $R_{master(lp)}$ , if the LIN bus level remains dominant for longer than  $t_{to(dom)LIN}$ . LIN termination resistor  $R_{slave}$  remains active as pull-up when  $R_{master}$  or  $R_{master(lp)}$  is switched off.

Once the LIN bus level is recessive again, the LIN master termination is switched on and the LIN dominant timeout timer is reset.

#### 6.10.11 LIN master pull-up

In Normal mode, the default configuration of the integrated LIN master termination resistor,  $R_{master}$ , is a trimmed pull-up of 1 k $\Omega$  with a tolerance of ±10 %. In Low Power mode, an untrimmed LIN master termination,  $R_{master(lp)}$ , is enabled.  $R_{master(lp)}$  is a 1.2 k $\Omega$  pull-up resistor with a tolerance of ±25 %.

The LIN channel termination depends on the LIN master pull-up configuration. Four configurations are available:

- Off in all states, i.e. terminated with R<sub>slave</sub>
- R<sub>master</sub> in Normal mode and off in Low Power mode; Terminated with R<sub>slave</sub> in Low Power mod
- R<sub>master</sub> in Normal mode and R<sub>master(Ip)</sub> in Low Power mode
- · R<sub>master</sub> in Normal and Low Power modes.

#### 6.10.12 Fail-safe features

A loss of power (pins BAT and GND) has no impact on the bus lines or on the microcontroller. When battery supply is lost, reverse current  $I_{BUS\_NO\_BAT}$  flows from the bus into pins LINx. When the ground connection is lost, current  $I_{BUS\_NO\_GND}$  continues to flow from BAT to LINx via an integrated LIN termination resistor,  $R_{slave}$ . The current path through the LIN master termination is disabled.

The output driver of each LINx pin is protected against overtemperature conditions (see Section 6.2.5).

#### **Quad LIN master transceiver with LIN master controller**

## **Limiting values**

#### Table 44. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to pin GND, unless otherwise specified. Positive currents flow into the IC.

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>x</sub> <sup>[1]</sup>	voltage on pin x	pins BAT, INHN		-0.3	+43	V
		pin VIO		-0.3	+6	V
		pins SCSN, SDO, SDI, SCK, INTN, CLK,		-0.3	V <sub>IO</sub> + 0.3	V
		STAT, TMF			+6	V
		pins LINx with respect to any other pin		-43	+43	V
I <sub>INHN</sub>	input current on pin INHN				3	mA
V <sub>trt</sub>	transient voltage	on pin BAT with inverse-polarity protection diode and 22 μF capacitor to ground on pins LIN1, LIN2, LIN3, LIN4 coupled via 1 nF capacitor	[2]	-150	+100	V
V <sub>ESD</sub>	electrostatic discharge voltage	IEC61000-4-2	[3]			
		on pins LIN1, LIN2, LIN3 and LIN4; on pin BAT with capacitor		-6	+6	kV
		Human Body Model (HBM)	[4]			
		on pins LIN1, LIN2, LIN3 and LIN4	[5]	-6	+6	kV
		on pin BAT, INHN		-4	+4	kV
		on pins SCSN, SDO, SDI, SCK, INTN, CLK, STAT, TMF		-2	+2	kV
		Charged Device Model	[6]			
		all pins		-500	+500	V
T <sub>vj</sub>	virtual junction temperature		[7]	-40	+150	°C
T <sub>stg</sub>	storage temperature			-55	+150	°C

The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these [1]

- According to ISO 7637 part 2 automotive transient test pulses 1, 2a, 3a and 3b.
- Equivalent to discharging a 150 pF capacitor through a 330  $\Omega$  resistor.
- According to AEC-Q100-002; equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  resistor. BAT and VIO connected to GND, emulating the application circuit.
- [2] [3] [4] [5] [6]
- According to AEC-Q100-011.
- Junction temperature in accordance with IEC 60747-1. An alternative definition is:  $T_{vj} = T_{amb} + P \times R_{th(vj-a)}$ , where  $R_{th(vj-a)}$  is a fixed value. The rating for  $T_{vj}$  limits the allowable combinations of power dissipation (P) and ambient temperature ( $T_{amb}$ ).

### Thermal characteristics

#### **Table 45. Thermal characteristics**

Symbol	Parameter	Conditions		Тур	Unit	
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	DHVQFN24; four-layer	[1]	51	K/W	

According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers (thickness: 35 µm) and thermal via array under the exposed pad connected to the first inner copper layer

All information provided in this document is subject to legal disclaimers.

#### **Quad LIN master transceiver with LIN master controller**

## 9 Static characteristics

#### **Table 46. Static characteristics**

 $T_{vj}$  = -40 °C to +150 °C;  $V_{BAT}$  = 5.0 V to 28 V;  $V_{IO}$  = 2.97 V to 5.5 V; all voltages are referenced to pin GND; positive currents flow into the IC; typical values are given at  $V_{BAT}$  = 12 V; unless otherwise specified [1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply			-1		'	J
$V_{BAT}$	battery supply voltage	operating range	5	-	28	V
V <sub>IO</sub>	supply voltage on pin VIO	for I/O level adapter; operating range	2.97	-	5.5	V
I <sub>BAT</sub>	battery supply current	Low Power mode; all channels; bus recessive; MxCFG = 00 or 01; $V_{LINx}$ = $V_{BAT}$ ; -40 °C < $T_{vj}$ < 85 °C	1 _	6	15	μА
		Low Power mode; additional current per LIN channel with MxCFG = 10; V <sub>LINx</sub> = V <sub>BAT</sub> ; -40 °C < T <sub>vj</sub> < 85 °C	] _	1.3	2.2	μΑ
		Low Power mode; additional current per LIN channel with MxCFG = 11; V <sub>LINx</sub> = V <sub>BAT</sub> ; -40 °C < T <sub>vj</sub> < 85 °C	1 _	3.7	11	μΑ
		Normal mode; all LIN channels in LIN Normal mode; bus recessive; $V_{LINx} = V_{BAT}$	-	12	22	mA
		Normal mode; MCFG = AAh; all LIN channels are in LIN Normal mode; bus dominant; V <sub>LINx</sub> = 0 V; V <sub>BAT</sub> = 12 V	-	66	87	mA
I <sub>IO</sub>	supply current on pin VIO	Low Power mode; -40 °C < T <sub>vj</sub> < 85 °C	-	6	9	μΑ
		Normal mode	-	-	1	mA
Supply unde	rvoltage; pins BAT and VIO					
$V_{\text{th(det)poff}}$	power-off detection threshold voltage		4.0	-	4.51	V
V <sub>th(det)pon</sub>	power-on detection threshold voltage		4.25	-	4.77	V
V <sub>hys(det)pon</sub>	power-on detection hysteresis voltage		200	-	-	mV
$V_{uvd(VIO)}$	undervoltage detection voltage on pin VIO		2.7	2.8	2.9	V
V <sub>uvr(VIO)</sub>	undervoltage recovery voltage on pin VIO		2.8	2.9	3.1	V
V <sub>uvhys(VIO)</sub>	undervoltage hysteresis voltage on pin VIO		50	-	-	mV

## Quad LIN master transceiver with LIN master controller

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Serial periph	eral interface inputs; pins SDI and SC	CK; all measurements taken in No	rmal mode			
$V_{th(sw)}$	switching threshold voltage		0.25V <sub>IO</sub>	-	0.75V <sub>IO</sub>	V
V <sub>th(sw)hys</sub>	switching threshold voltage hysteresis		0.035V <sub>IO</sub>	-	-	V
R <sub>pd</sub>	pull-down resistance	V <sub>I(SPI)</sub> < 0.25 V <sub>IO</sub>	38	60	88	kΩ
R <sub>pu</sub>	pull-up resistance	V <sub>I(SPI)</sub> > 0.75 V <sub>IO</sub>	38	60	88	kΩ
Serial periph	eral interface input; pin SCSN		'	'	1	
$V_{th(sw)}$	switching threshold voltage		0.25V <sub>IO</sub>	-	0.75V <sub>IO</sub>	V
$V_{th(sw)hys}$	switching threshold voltage hysteresis		0.035V <sub>IO</sub>	-	-	V
R <sub>pu</sub>	pull-up resistance		38	60	88	kΩ
Serial periph	eral interface data output; pin SDO; a	all measurements taken in Normal	mode	1		
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -4 mA	V <sub>IO</sub> - 0.4			V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA			0.4	V
I <sub>LO(off)</sub>	off-state output leakage current	$V_O = 0 V \text{ to } V_{IO}; V_{SCSN} = V_{IO}$	-5		+5	μΑ
Interrupt outp	out; pin INTN; all measurements take	n in Normal mode				
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA			0.4	V
R <sub>pu(INTN)</sub>	pull-up resistance on pin INTN		40	60	80	kΩ
I <sub>LO(off)</sub>	off-state output leakage current	$V_{INTN} = V_{IO}$ ; $V_O = 0 V \text{ to } V_{IO}$	-5		+5	μΑ
Clock input fo	or PLL; pins CLK and TMF; all measu	urements taken in Normal mode				
V <sub>th(sw)</sub>	switching threshold voltage		0.25V <sub>IO</sub>	-	0.75V <sub>IO</sub>	V
V <sub>th(sw)hys</sub>	switching threshold voltage hysteresis		0.035V <sub>IO</sub>	-	-	V
R <sub>pd(CLK)</sub>	pull-down resistance on pin CLK	V <sub>CLK</sub> < 0.25 V <sub>IO</sub>	38	60	88	kΩ
R <sub>pu(CLK)</sub>	pull-up resistance on pin CLK	V <sub>CLK</sub> > 0.75 V <sub>IO</sub>	38	60	88	kΩ
Status outpu	t; pin STAT			·		
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA			0.4	V
I <sub>LO(off)</sub>	off-state output leakage current	$V_O = 0 V \text{ to } V_{IO}; V_{STAT} = V_{IO}$	-5		+5	μΑ
Inhibit output	; pin INHN			1	'	
$V_{OL}$	LOW-level output voltage	I <sub>OL</sub> = 0.2 mA			0.4	V
I <sub>LO(off)</sub>	off-state output leakage current		-5		+5	μΑ
LIN bus line;	pins LIN1, LIN2, LIN3, LIN4		·		·	
$V_{O(dom)}$	dominant output voltage	Normal mode; V <sub>BAT</sub> = 7.0 V	-	-	1.4	V
		Normal mode; V <sub>BAT</sub> = 18.0 V	-	-	3.6	V
I <sub>BUS_LIM</sub>	current limitation for driver dominant state	V <sub>BAT</sub> = 18 V; V <sub>LINX</sub> = 18 V; LIN driver on; R <sub>master</sub> off	40	-	200	mA

## Quad LIN master transceiver with LIN master controller

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>BUS_PAS_dom</sub>	receiver dominant input leakage current including pull-up resistor	$V_{BAT}$ = 12 V; $V_{LINx}$ = 0 V; LIN driver off; $R_{master}$ off	-1	-	-	mA
		$V_{BAT}$ = 28 V; $V_{LINx}$ = 0 V; LIN driver off; $R_{master}$ off	-1.5	-	-	mA
I <sub>BUS_PAS_rec</sub>	receiver recessive input leakage current	$5 \text{ V} < \text{V}_{\text{BAT}} < 18 \text{ V};$ $5 \text{ V} < \text{V}_{\text{LINX}} < 18 \text{ V};$ $\text{V}_{\text{LINX}} \ge \text{V}_{\text{BAT}}$ ; LIN driver off	-	-	20	μΑ
		18 V < $V_{BAT}$ < 28 V; 18 V < $V_{LINx}$ < 28 V; $V_{LINx} \ge V_{BAT}$ ; LIN driver off	-	-	30	μΑ
I <sub>BUS_NO_GND</sub>	loss-of-ground bus current	0 V < V <sub>LINx</sub> < 18 V	-1	-	+1	mA
		$V_{BAT} = 12 \text{ V}; V_{GND} = V_{BAT};$ 0 V < $V_{LINx} < 28 \text{ V}$	-1.5	-	+1.5	mA
I <sub>BUS_NO_BAT</sub>	loss-of-battery bus current	$V_{BAT} = 0 \text{ V};$ $0 \text{ V} < V_{LINx} < 28 \text{ V}$	] _	-	30	μΑ
V <sub>BUSdom</sub>	receiver dominant state		-	-	0.4V <sub>BAT</sub>	V
V <sub>BUSrec</sub>	receiver recessive state		0.6V <sub>BAT</sub>	-	-	V
V <sub>BUS_CNT</sub>	receiver center voltage	Normal mode; $V_{BUS\_CNT} = (V_{th\_rec} + V_{th\_dom}) / 2$ ; 7 V ≤ $V_{BAT}$ < 28 V	0.475V <sub>BAT</sub>	0.5V <sub>BAT</sub>	0.525V <sub>BAT</sub>	V
		Normal mode; $V_{BUS\_CNT} = (V_{th\_rec} + V_{th\_dom}) / 2$ ; 5 V < $V_{BAT}$ < 7 V	0.45V <sub>BAT</sub>	0.5V <sub>BAT</sub>	0.55V <sub>BAT</sub>	V
		Low Power mode; V <sub>BUS_CNT</sub> = (V <sub>th_rec</sub> + V <sub>th_dom</sub> ) / 2	0.47V <sub>BAT</sub>	0.5V <sub>BAT</sub>	0.54V <sub>BAT</sub>	V
V <sub>HYS</sub>	receiver hysteresis voltage	$V_{HYS} = (V_{th\_rec} - V_{th\_dom})$ [3	1 -	-	0.175V <sub>BAT</sub>	V
V <sub>SerDiode</sub>	voltage drop at the serial diodes	in pull-up path with $R_{\text{master}}$ ; $I_{\text{SerDiode}} = 12 \text{ mA}$	0.4	-	1.0	V
		in pull-up path with $R_{slave}$ ; $I_{SerDiode} = 0.9 \text{ mA}$	0.4	-	1.0	V
R <sub>master</sub>	master resistance	Normal mode; including R <sub>slave</sub>	900	1000	1100	Ω
R <sub>master(lp)</sub>	low power master resistance	Low Power mode; including R <sub>slave</sub>	900	1200	1500	Ω
R <sub>slave</sub>	slave resistance	R <sub>master</sub> off; R <sub>master(lp)</sub> off	20	30	60	kΩ
C <sub>LIN</sub>	capacitance on pin LINx	[2	] _	-	20	pF
Thermal shut	down					
T <sub>sd(otp)</sub>	overtemperature protection shutsown temperature	[2	150	165	179	°C
T <sub>rel(otp)</sub>	overtemperature protection release temperature		122	137	150	°C
T <sub>w(otp)</sub>	overtemperature protection warning temperature	[2	122	137	150	°C

#### **Quad LIN master transceiver with LIN master controller**

- All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage ranges.
- Not tested in production; guaranteed by design.

  V<sub>th\_dom</sub>: receiver threshold of the recessive to dominant LIN bus edge. V<sub>th\_rec</sub>: receiver threshold of the dominant to recessive LIN bus edge.

## 10 Dynamic characteristics

#### Table 47. Dynamic characteristics

 $T_{vj}$  = -40 °C to +150 °C;  $V_{BAT}$  = 5.0 V to 28 V;  $V_{IO}$  = 2.97 V to 5.5V; all voltages are referenced to pin GND; positive currents flow into the IC; typical values are given at  $V_{BAT}$  = 12V; unless otherwise specified [1]

Symbols	Parameter	Conditions		Min	Тур	Max	Unit
Duty cycles;	pins LIN1, LIN2, LIN3, LIN4			ı			'
δ1	duty cycle 1	$V_{th(rec)(max)} = 0.744 \text{ x } V_{BAT};$ $V_{th(dom)(max)} = 0.581 \text{ x } V_{BAT};$ $t_{bit} = 50  \mu s; V_{BAT} = 7 \text{ V to } 28 \text{ V}$	[2] [3] [4]	0.396	-	-	
		$V_{th(rec)(max)} = 0.744 \text{ x } V_{BAT};$ $V_{th(dom)(max)} = 0.581 \text{ x } V_{BAT};$ $t_{bit} = 50  \mu s; V_{BAT} = 5 \text{ V to 7 V}$	[2] [3] [4]	0.37	-	-	
δ2	duty cycle 2	$V_{th(rec)(min)} = 0.442 \text{ x } V_{BAT};$ $V_{th(dom)(min)} = 0.284 \text{ x } V_{BAT};$ $t_{bit} = 50  \mu\text{s}; V_{BAT} = 7.6 \text{ V to } 28 \text{ V}$	[2] [3] [4]		-	0.581	
		$V_{th(rec)(min)} = 0.442 \text{ x } V_{BAT};$ $V_{th(dom)(min)} = 0.284 \text{ x } V_{BAT};$ $t_{bit} = 50  \mu\text{s}; V_{BAT} = 5.6 \text{ V to } 7.6 \text{ V}$	[2] [3] [4]	-	-	0.581	
δ3	duty cycle 3	$V_{th(rec)(max)} = 0.778 \text{ x } V_{BAT};$ $V_{th(dom)(max)} = 0.616 \text{ x } V_{BAT};$ $t_{bit} = 96  \mu\text{s}; V_{BAT} = 7 \text{ V to } 28 \text{ V}$	[2] [3] [4]	0.417	-	-	
		$\begin{split} &V_{th(rec)(max)} = 0.778 \text{ x } V_{BAT}; \\ &V_{th(dom)(max)} = 0.616 \text{ x } V_{BAT}; \\ &t_{bit} = 96  \mu\text{s}; V_{BAT} = 5 \text{ V to 7 V} \end{split}$	[2] [3] [4]	0.417	-	-	
δ4	duty cycle 4	$\begin{split} &V_{th(rec)(min)} = 0.389 \text{ x } V_{BAT}; \\ &V_{th(dom)(min)} = 0.251 \text{ x } V_{BAT}; \\ &t_{bit} = 96  \mu\text{s}; V_{BAT} = 7.6 \text{ V to } 28 \text{ V} \end{split}$	[2] [3] [4]	-	-	0.590	
		$\begin{split} &V_{th(rec)(min)} = 0.389 \text{ x } V_{BAT}; \\ &V_{th(dom)(min)} = 0.251 \text{ x } V_{BAT}; \\ &t_{bit} = 96  \mu s; V_{BAT} = 5.6 \text{ V to } 7.6 \text{ V} \end{split}$	[2] [3] [4]	-	-	0.590	
LIN receiver	; pins LIN1, LIN2, LIN3, LIN4						
t <sub>rx_pd</sub>	receiver propagation delay	rising and falling edge; 7 V ≤ V <sub>BAT</sub> < 28 V	[4]	-	-	6	μs
		rising and falling edge; 5 V < $V_{BAT}$ < 7 V		-	-	6.5	μs
t <sub>rx_sym</sub>	receiver propagation delay symmetry	rising edge with respect to falling edge		-2	-	+2	μs
t <sub>BFS</sub>	byte field synchronization time		[5]		-	1/16 t <sub>bit</sub>	s
t <sub>EBS</sub>	earliest bit sample time		[5]	17 TO LOIT	-	-	s
$t_{LBS}$	latest bit sample time		[5]	-	-	9/16 t <sub>bit</sub>	s

All information provided in this document is subject to legal disclaimers.

## Quad LIN master transceiver with LIN master controller

Symbols	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>wake(dom)LIN</sub>	LIN dominant wake-up time		30	80	150	μs
t <sub>to(dom)LIN</sub>	LIN dominant time-out time	timer started at falling edge on LINx	17.5	20	23.5	ms
t <sub>to(dom)</sub> TXD	internal TXD dominant time-out time		6	-	10	ms
Serial periphe	eral interface timing; pins SCSN, SC	K, SDI and SDO				
t <sub>cy(clk)</sub>	clock cycle time		250	-	-	ns
t <sub>SPILEAD</sub>	SPI enable lead time		50	-	-	ns
t <sub>SPILAG</sub>	SPI enable lag time		50	-	-	ns
t <sub>clk(H)</sub>	clock HIGH time		100	-	-	ns
t <sub>clk(L)</sub>	clock LOW time		100	-	-	ns
t <sub>su(D)</sub>	data input set-up time		50	-	-	ns
t <sub>h(D)</sub>	data input hold time		50	-	-	ns
t <sub>d(SDI-SDO)</sub>	SDI to SDO delay time	SPI address byte and setting byte; CL = 20 pF	-	-	50	ns
$t_{v(Q)}$	data output valid time	SPI data bytes; CL = 20 pF		-	50	ns
t <sub>WH(S)</sub>	chip select pulse width HIGH		250	-	-	ns
t <sub>d(SCKL</sub> - SCSNL)	delay time from SCK LOW to SCSN LOW		50	-	-	ns
t <sub>wake(low)</sub> SCSN	SCSN LOW wake-up time		1.75	-	4.65	μs
t <sub>d(SPI)</sub>	SPI processing delay time	[5	] _	-	2	μs
Phase locked	loop; pin CLK					
f <sub>clk(PLL)in</sub>	PLL input clock frequency	external reference frequency operating range	0.4		10	MHz
$\Delta_{lock(PLL)}$	PLL in lock deviation from nominal internal PLL output clock	input clock should be within the ±0.3% range; correct multiplication factor should be selected via PLLMULT (Table 17)	-0.1	-	+0.1	%
Interrupt time-	-out; pin INTN				-	
t <sub>to(int)</sub>	interrupt time-out time		0.88	1	1.12	ms
Transmit fram	ne input; pin TMF					
t <sub>tmf(L)</sub>	LOW TMF time		1	-	-	μs
t <sub>tmf(H)</sub>	HIGH TMF time		1	-	-	μs
Mode transition	on				1	
t <sub>init(norm)</sub>	normal mode initialization time		-	-	1	ms
t <sub>init(LIN)</sub>	LIN initialization time		30	-	50	μs
t <sub>d(uvd-lp)</sub>	delay time from VIO UV to low power mode		175	-	225	ms
t <sub>d(uvd)</sub>	undervoltage detection delay time		5	-	10	μs
t <sub>d(uvr)</sub>	undervoltage recovery delay time		5	-	10	μs
t <sub>to(idle)INITI</sub>	INITI idle timeout time		2.6	3	3.4	s

SJA1124

All information provided in this document is subject to legal disclaimers.

#### **Quad LIN master transceiver with LIN master controller**


Symbols	Parameter	Conditions	Min	Тур	Max	Unit	
MTP non-vola	MTP non-volatile memory						
t <sub>idl(SPI)MTPNVM</sub>	MTPNVM SPI idle time		0.9	1	1.1	s	

- All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified [1] temperature and power supply voltage ranges.
  - $\delta 2, \delta 4 = \frac{t_{\text{bus(rec)max}}}{2}$  $t_{\text{bus(rec)}\underline{\text{min}}}$
- $\delta 1, \delta 3 = \frac{1}{2 \times t_{\rm bit}}; \quad \delta 2, \delta 4 = \frac{1}{2 \times t_{\rm bit}};$ Bus load conditions: MxCFG = 0; C<sub>LIN</sub> = 1 nF and R<sub>LIN</sub> = 1 kΩ; C<sub>LIN</sub> = 6.8 nF and R<sub>LIN</sub> = 660 Ω; C<sub>LIN</sub> = 10 nF and R<sub>LIN</sub> = 500 Ω. [3]


[2]

[4] [5] See timing diagram in Fig 10.

Not tested in production; guaranteed by design.



#### **Quad LIN master transceiver with LIN master controller**



- 1. The SDI to SDO delay time is valid for SPI address byte and SPI setting byte
- 2. The data output valid time is valid for SPI data bytes.

Figure 10. SPI timing diagram

#### **Quad LIN master transceiver with LIN master controller**

# 11 Application information

## 11.1 Application diagram




Figure 11. Application diagram

#### Quad LIN master transceiver with LIN master controller

### 11.2 ESD robustness according to LIN EMC test specification

ESD robustness (IEC 61000-4-2) has been tested by an external test house according to the LIN EMC test specification (part of Conformance Test Specification Package for LIN 2.1, October 10th, 2008). The test report is available on request.

Table 48. ESD robustness (IEC 61000-4-2) according to LIN EMC test specification

Pin	Test configuration	Value	Unit
LINx	no capacitor connected to LINx pin	±8	kV
	220 pF capacitor connected to LINx pin	±8	kV
BAT	22 μF and 100 nF capacitors connected to pin BAT	> 15	kV


## 12 Test information

### 12.1 Quality information

After product release this product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q100 - *Failure mechanism based stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

#### **Quad LIN master transceiver with LIN master controller**

# 13 Package outline



rigure 12. Package outline Drivern

#### Quad LIN master transceiver with LIN master controller

## 14 Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

## 15 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

## 15.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 15.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- · Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- · Lead-free soldering versus SnPb soldering

#### 15.3 Wave soldering

Key characteristics in wave soldering are:

SJA1124

All information provided in this document is subject to legal disclaimers.

#### Quad LIN master transceiver with LIN master controller

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

## 15.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 13</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board
  is heated to the peak temperature) and cooling down. It is imperative that the peak
  temperature is high enough for the solder to make reliable solder joints (a solder
  paste characteristic). In addition, the peak temperature must be low enough that the
  packages and/or boards are not damaged. The peak temperature of the package
  depends on package thickness and volume and is classified in accordance with
  Table 49 and Table 50.

Table 49. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)  Volume (mm³)			
	< 350	≥350		
< 2.5	235	220		
≥2.5	220	220		


Table 50. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow to	Package reflow temperature (°C)					
	Volume (mm <sup>3</sup> )	Volume (mm <sup>3</sup> )					
	< 350	350 to 2000	>2000				
< 1.6	260	260	260				
1.6 to 2.5	260	250	245				
> 2.5	250	245	245				

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Fig 14.

#### **Quad LIN master transceiver with LIN master controller**



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## 16 Soldering of DHVQFN packages

<u>Section 15</u> contains a brief introduction to the techniques most commonly used to solder Surface Mounted Devices (SMD). A more detailed discussion on soldering HVSON leadless package ICs can be found in the following application notes:

- AN10365 "Surface mount reflow soldering description"
- AN10366 "HVQFN application information"

## 17 Revision history

#### Table 51. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
SJA1124 v.1	20180508	Product data sheet	-	-

#### Quad LIN master transceiver with LIN master controller

## 18 Legal information

### 18.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions". [2] [3]
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for guick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of  $\hbox{\it customer's third party customer} (s). \hbox{\it Customers should provide appropriate}$ design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or

All information provided in this document is subject to legal disclaimers.

#### **Quad LIN master transceiver with LIN master controller**

applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### Quad LIN master transceiver with LIN master controller

## **Contents**

1	General description	1
2	Features and benefits	
2.1	General	
2.2	LIN master controllers	
2.3	Protection	
3	Ordering information	
4	Block diagram	
5	Pinning information	
5.1	Pinning	
5.2	Pin description	
6	Functional description	6
6.1	LIN 2.x/SAE J2602 compliance	
6.2	Operating modes	
6.2.1	Off mode	
6.2.2	Low Power mode	
6.2.3	Normal mode	
6.2.3.1	LIN Sleep mode	
6.2.3.2	LIN Normal mode	 8
6.2.3.3	LIN Initialization mode	8
6.2.3.4	LIN High-Speed mode	
6.2.4	VIO UV mode	
6.2.5	Overtemp mode	
6.3	Interrupt	
6.4	Synchronous LIN frame transmission	
6.5	Device wake-up	
6.5.1	Remote wake-up via the LIN bus	9
6.5.2	Wake-up via the SPI	10
6.6	SPI	
6.6.1	Full duplex data transfer	
6.6.2	Status output	
6.7	Register mapping overview	
6.8	Non-volatile configuration	
6.8.1	Programming non-volatile memory	
6.8.2	Restoring factory preset values	
6.9	System control and status registers	
6.9.1	Mode register	
6.9.2	PLL configuration register	
6.9.2.1	External clock reference	
6.9.2.2	PLL in lock	
6.9.2.3	Selecting the multiplication factor	
6.9.3	Interrupt enable registers	
6.9.4	Interrupt registers	
6.9.5	Status register	
6.10	LIN master controllers	24
6.10.1	LIN frame transmission	
6.10.2	LIN receiver bit timing	
6.10.3	LIN controller registers	
6.10.4	LIN communication registers	
6.10.5	LIN channel initialization registers	
6.10.5.1	LIN configuration registers	
6.10.5.2		
6.10.5.3	<u> </u>	
6.10.5.4		

6.10.5.5	LIN baud rate generator registers	30
6.10.5.6		31
6.10.6	LIN channel send frame registers	
6.10.6.1	LIN control registers	. 32
6.10.6.2	LIN buffer identifier registers	. 32
6.10.6.3	LIN buffer control registers	32
6.10.6.4	LIN checksum field register	33
6.10.6.5		
6.10.7	LIN channel get status registers	
6.10.7.1	3	
6.10.7.2		
6.10.7.3		. 35
6.10.8	Operation during automotive cranking	
	pulses	36
6.10.9	Operation when supply voltage is outside	
	specified operating range	
6.10.10	LIN dominant timeout function	
6.10.11	LIN master pull-up	
6.10.12	Fail-safe features	
7	Limiting values	
8	Thermal characteristics	
9	Static characteristics	
10	Dynamic characteristics	
11	Application information	
11.1	Application diagram	46
11.2	ESD robustness according to LIN EMC test	
40	specification	
12	Test information	
12.1	Quality information	
13	Package outline	
14	Handling information	
15 15 1	Soldering of SMD packages	
15.1 15.2	Introduction to soldering	
15.2 15.3	Wave and reflow soldering	
15.3 15.4	Wave soldering	
	Reflow soldering	
16 47	Soldering of DHVQFN packages	
17 40	Revision history Legal information	
18	I BOSI INTORMSTION	~ ~ ~
. •	Legal Information	52

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2018.

All rights reserved.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LIN Transceivers category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

MC33911BAC MLX80004KLW-BAA-001-SP MCP2021T-500E/MD MCP2021-500E/P MCP2050-500E/MQ TLE8457ALEXUMA1

TJA1021T/20/CM,118 SNJ55110AJ MCP2022P-330E/SL TJA1027T/20,118 TLE8457BLEXUMA1 MCP2022-330E/SL MCP2022-500ESL

NCV7420D26R2G MCP2003A-E/MD MCP2003A-E/P MCP2003A-E/SN MCP2003-E/P MCP2004A-E/P MCP2004A-E/SN MCP2004
E/MD MCP2004-E/P MCP2004-E/SN MCP2021-330E/MD MCP2021-330E/P MCP2021-330E/SN MCP2021-500E/SN MCP2021A
330E/MD MCP2021A-330E/SN MCP2021A-500E/SN MCP2022-500E/P MCP2022A-330E/SL MCP2022A-500E/SL MCP2025-330E/MD

MCP2025-330E/P MCP2025-330E/SN MCP2025-500E/P MCP2025-500E/SN MCP2050-330E/SL MLX81109KLW-CAE-100-SP

MCP2022A-330E/ST MCP2022A-500E/ST MC33662LEF MCP2021T-500ESN MC33662BLEFR2 MAX13021ASA+ TJA1020T/CM.118

TJA1021T/20/C.118 STLD1TR TLIN1022DMTTQ1