NXPSemiconductors	Document Number: SLN-VIZNAS-IOT-DG			
Developer's Guide	Rev 1.2, 11/2020			

MCU VIZNAS Solution Developer's Guide



TABLE OF CONTENTS

1	IN	ITRODUCTION	5
	1.1	RT106F VISION CROSSOVER PROCESSOR OVERVIEW	5
2	G	ETTING TO KNOW THE SLN-VIZNAS-IOT	7
	2.1	HARDWARE OVERVIEW	7
	2.2	Software Overview	8
	2.3	DEVICE MEMORY MAP	9
	2.4	SECURITY ARCHITECTURE	10
	2.	4.1 Application Chain of Trust	
	2.	4.2 Flash Image Configuration Area (FICA) and Image Verification	
	2.	4.3 Image Certificate Authority (CA) and Application Certificates	11
3	G	ET STARTED WITH MCUXPRESSO TOOL SUITE	13
	3.1	MCUXPRESSO IDE	
	3.2	INSTALL THE SDK	14
	3.3	IMPORT A SLN-VIZNAS-IOT PROJECT	17
	3.4	(Optional) Increase Clock Drive Strength	19
4	В	UILDING AND PROGRAMMING	21
	4.1	Build a SLN-VIZNAS-IOT Project	21
	4.2	FLASH AND DEBUG SLN-VIZNAS-IOT PROJECT	23
5	В	OOTLOADER	26
	5.1	APPLICATION FLOW	26
	5.2	Over-the-Air (OTA)/Over-the-Wire (OTW) Updates	27
	5.	2.1 Transfers	27
	5.	2.2 Testing OTA/OTW Updates	
	5.3	MASS STORAGE DEVICE (MSD) UPDATE	
	5.4	GENERATE BANK B BINARY	32
6	Α	UTOMATED MANUFACTURING TOOLS	
	6.1	About Ivaldi	

	6.2 REQUIREMENTS					
	6.3 CREATING A SIGNING ENTITY					
	6.	3.1	Using Ivaldi to Generate Signing Artifacts	34		
	6.4	Move	BOOT JUMPER	35		
	6.5	Open	BOOT PROGRAMMING	36		
	6.6	(Орті	ONAL) ENABLING ENCRYPTED EXECUTE-IN-PLACE (EXIP) AND HIGH ASSURANCE BOOT (HAB)	37		
	6.	6.1	Preparing the Environment			
	6.	6.2	Generating the PKI and Signed Flashloader			
	6.	6.3	(Optional) Enabling Encrypted Execute in Place (eXIP)	40		
	6.	6.6.4 Enabling High Assurance Boot (HAB)				
	6.	6.5	Preparing Bootstrap, Bootloader, and Main Application Images	42		
	6.	6.6	Generating Secure Binary	44		
	6.	6.7	Preparing for Programming the Device	45		
	6.	6.8	Enabling and Programming the Signed and Encrypted Binaries	46		
7	FI	LESYS	ГЕМ	48		
8	D	осим	ENT DETAILS			
	8.1	Refer	ENCES	49		
	8.2	Acro	NYMS, ABBREVIATIONS, & DEFINITIONS	49		
	8.3	Revis	ON HISTORY	50		

TABLE OF FIGURES

FIGURE 1: SLN-VIZNAS-IOT BASE BOARD + EXPANSION BOARD PERIPHERALS	7
FIGURE 2: DUAL CAMERA ADAPTER KIT CONFIGURATION	7
FIGURE 3: VIZNAS HW BLOCK DIAGRAM	8
FIGURE 4: VIZNAS SW BLOCK DIAGRAM	8
FIGURE 5: DEVICE MEMORY MAP	9
FIGURE 6: BOOT SECURITY FLOW CHART	10
FIGURE 7: SIGNING ENTITIES	11
FIGURE 8: MCUXPRESSO IDE WORKSPACE	13
FIGURE 9: SELECT DEVELOPMENT BOARD	14
FIGURE 10: CHOOSE EMBEDDED REAL-TIME OPERATING SYSTEM	14
FIGURE 11: SELECT ALL SDK COMPONENTS	15
FIGURE 12: DOWNLOAD SDK	15
FIGURE 13: DRAG AND DROP SDK	16
FIGURE 14: IMPORT SDK CONFIRMATION WINDOW	16
FIGURE 15: SDK IMPORT SUCCESSFUL	16
FIGURE 16: IMPORT SDK EXAMPLES	17
FIGURE 17: IMPORT SLN-VIZNAS-IOT EXAMPLES WIZARD	17
FIGURE 18: IMPORT EXAMPLES	
FIGURE 19: PROJECTS SUCCESSFULLY IMPORTED	
FIGURE 20: RIGHT-CLICK PROJECT	19
FIGURE 21: "PROPERTIES" OPTION	19
FIGURE 22: PROPERTIES WINDOW	20
FIGURE 23: PROJECT EXPLORER - HIGHLIGHT PROJECT	21
FIGURE 24: BUILD PROJECT	21

FIGURE 25: CONSOLE 'BUILD' OUTPUT	22
FIGURE 26: .AXF TO .BIN	22
FIGURE 27: J-LINK PLUS AND 9-PIN CORTEX-M ADAPTER	23
FIGURE 28: SLN-VIZNAS-IOT JTAG HEADER	23
FIGURE 29: QUICKSTART PANEL - DEBUG	24
FIGURE 30: PROBE DISCOVERY WINDOW	24
FIGURE 31: FLASH DOWNLOAD IN PROGRESS	25
FIGURE 32: DEBUG BEGIN	25
FIGURE 33: DEBUG TOOLBAR - RUN BUTTON	25
FIGURE 34: BOOTLOADER FLOW	26
FIGURE 35: TRANSFER FORMAT	27
FIGURE 36: REQUEST/RESPONSE FLOW	27
FIGURE 37: SERIAL HEADER CONNECTIONS	
FIGURE 38: "FWUPDATE_CLIENT.PY" W/O ARGS	29
FIGURE 39: "FWUPDATE_CLIENT.PY" W/ ARGS	30
FIGURE 40: MSD ENABLEMENT BUTTON	30
FIGURE 41: MSD MODE LIGHTS	31
FIGURE 42: MSD USB DRIVE ENUMERATION	31
FIGURE 43: DRAGGING-AND-DROPPING NEW BINARY	31
FIGURE 44: "VERSION" COMMAND OUTPUT	32
FIGURE 45: CREATE FLASH BANK B BINARY	32
FIGURE 46: VIRTUAL ENV PROMPT	34
FIGURE 47: GENERATE_SIGNING_ARTIFACTS.PY USAGE	34
FIGURE 48: GENERATE_SIGNING_ARTIFACTS.PY EXAMPLE	35
FIGURE 49: SLN-VIZNAS-IOT BOOT JUMPER	35
FIGURE 50: REQUIRED OPEN_PROG_FULL BINARIES	36
Figure 51: Open_prog_full.py Output	37
FIGURE 52: "VIRTUALENV" PROMPT	
FIGURE 53: SETUP_HAB.PY SCRIPT	39
FIGURE 54: CHECKING THE SIGNED FLASHLOADER	40
FIGURE 55: ENABLING EXIP AND LOCKING BOOT MODE	41
FIGURE 56: ENABLING HAB USING ENABLE_HAB.PY	42
FIGURE 57: IMPORTING THE APPLICATIONS FOR HAB AND EXIP	42
FIGURE 58: UNSETTING THE XIP BOOT HEADER	43
FIGURE 59: GENERATING THE SREC	43
FIGURE 60: CHANGING FILE TYPE TO SREC	
FIGURE 61: "IMAGE_BINARIES" EXPECTED FOLDER CONTENTS	44
FIGURE 62: SECURE APP FILE NAMES	44
FIGURE 63: SECURE.PY OUTPUT FOR SECURING IMAGES	45
FIGURE 64: "IMAGE_BINARIES" CONTENT	
FIGURE 65: USING "CUST_PROG_SEC_APP.PY"	47
FIGURE 66: FILE_FORMAT.PY USAGE	48

TABLE OF TABLES

TABLE 1: SUPPORTED COMPUTER CONFIGURATIONS	.6
Table 2: WI-FI Frequency & Power	.6

TABLE 3: REFERENCE DOCUMENTS	49
TABLE 4: ABBREVIATIONS AND DEFINITIONS	49
Table 5: Revision History	50

1 Introduction

NXP's MCU-based SLN-VIZNAS-IOT development kit provides OEMs with a fully integrated, self-contained, software and hardware solution. This includes the i.MX RT106F run-time library and pre-integrated machine learning face recognition algorithms, as well as all required drivers for peripherals, such as camera and memories.

This cost-effective, easy-to-use face recognition implementation facilitates the demand for a face-based Friction Free Interface that can be embedded in a variety of products across home, commercial and industrial applications, thus eliminating the need to use hard to learn and time-consuming mechanisms to identify users.

TARGET APPLICATIONS

- Safety/Security/Alarm devices: E-locks, Alarm panels, remote sensors, and automated access
- **Smart appliances:** Washing machines, dryers, ovens, refrigerators, stoves, and dishwashers
- Home comfort devices: Thermostats, remote temperature sensors, and lighting
- **Counter-top appliances:** Microwaves, coffee machines, rice cookers, and blenders
- **Smart industrial devices:** Power tools, ergonomic stations, machine access and authorization

1.1 RT106F VISION CROSSOVER PROCESSOR OVERVIEW

The i.MX RT106F is an EdgeReady member of the i.MX RT1060 family of crossover processors, targeting low cost embedded face recognition applications. It features NXPs advanced implementation of the Arm® Cortex®-M7 core, which operates at speeds up to 600 MHz to provide high CPU performance and best real-time responses. This i.MX RT106F based solution enables system designers to easily and inexpensively add face recognition capabilities to a wide variety of smart appliances, smart homes, FRICTION FREE INTERFACE VISION HARDWARE and smart industrial devices. The i.MX RT106F processor is licensed to run NXPs i.MX RT run-time library for face recognition which may include:

- Camera drivers
- Image capture
- Image pre-processing
- Face alignment
- Face detection
- Face recognition
- Liveness Detection
- Emotion recognition

System Requirements and Prerequisites

Once you're ready to begin development, you will need to download MCUXpresso IDE. The current SDK is tested with version <u>11.2.1</u> of MCUXpresso IDE and Segger J-Link v6.6x.

https://www.nxp.com/support/developer-resources/software-developmenttools/mcuxpresso-software-and-tools/mcuxpresso-integrated-developmentenvironment-ide:MCUXpresso-IDE

Computer type	OS version	Terminal		
Apple	Mac OS	PuTTY		
PC	Windows 10	PuTTY/Tera Term		
PC	Linux	PuTTY		

 Table 1: Supported Computer Configurations

Usage Condition

The following information is provided per Article 10.8 of the Radio Equipment Directive 2014/53/EU:

(a) Frequency bands in which the equipment operates.

(b) The maximum RF power transmitted.

PN	RF Technology	(a) Freq Range	(b) Max Transmitted Power
SLN-VIZNAS-IOT	Wi-Fi	2412MHz-2472MHz	17.9dBm

Table 2: Wi-Fi Frequency & Power

EUROPEAN DECLARATION OF CONFORMITY (Simplified DoC per Article 10.9 of the Radio Equipment Directive 2014/53/EU)

This apparatus, namely SLN-VIZNAS-IOT, conforms to the Radio Equipment Directive 2014/53/EU. The full EU Declaration of Conformity for this apparatus can be found at this location: <u>https://www.nxp.com/</u>



To maintain EMC Compliance, the CLOCK_DRIVE_STRENGTH_LOW preprocessor macro* must remain set to 1

NOTE: See **Preparing Bootstrap, Bootloader, and Main Application Images for an example of changing preprocessor macros

2 Getting to Know the SLN-VIZNAS-IOT

2.1 Hardware Overview

The SLN-VIZNAS-IOT kit is intended to provide a reference for a real product design. The kit is designed using a small form factor which takes into account many of the design considerations a hardware engineer would make when creating a product. With that said, NXP has also fashioned the hardware to have some of the key hallmarks of a traditional development kit.




Figure 1: SLN-VIZNAS-IOT Base Board + Expansion Board Peripherals

Additionally, the SLN-VIZNAS-IOT kit comes with an IR+RGB **Dual Camera Adapter** like that shown below for use in secure applications.



Figure 2: Dual Camera Adapter Kit Configuration




Figure 3: VIZNAS HW Block Diagram

2.2 Software Overview

The SLN-VIZNAS-IOT kit has been built and designed in such a way that enables best security practices while keeping a development kit feel. The main security mechanism that has been implemented is a series of image verification stages that are required for every image programmed onto the device. The sections below guide you through the overall software and security architectures and the implications they have during the development and production phases of your product development.





Figure 4: VIZNAS SW Block Diagram

2.3 Device Memory Map

To understand the various pieces of the system, it helps to see the memory map that NXP has developed for this application. There are many components required in the system to successfully boot and execute an application. A few of these sectors will be described in greater detail below.



DISABLE_IMAGE_VERIFICATION = 1

DISABLE_IMAGE_VERIFICATION = 0



2.4 Security Architecture

The following figure shows the series of checks that occur at boot time. Configuration options in the various applications (ROM bootloader, bootstrap, bootloader) will determine which sequence is followed. The state of the board from factory is with all security checks disabled.




Figure 6: Boot Security Flow Chart

If at any point a signature check fails (in the case where HAB or image verification is enabled), the boot process stops.

2.4.1 Application Chain of Trust

The basis of the security architecture implemented in the SLN-VIZNAS-IOT is signed application images. Signing requires the use of a **Certificate Authority** (**CA**). NXP has its own CA for signing applications at the factory, but the CA is not something that is shared with customers.

The CA is used to create signing entities for the bootloader and application. A certificate from the CA is stored in the SLN-VIZNAS-IOT's filesystem and is used to verify the signatures of the signing entity certificates. In addition, locally stored certificates from the signing entities are used to verify the signature of firmware images coming in over the OTA/OTW bootloader interface.




Figure 7: Signing Entities

2.4.2 Flash Image Configuration Area (FICA) and Image Verification

The FICA table is a section inside the filesystem that is responsible for describing the images that will be booted. It contains information about the image and signatures of the applications that will be used to ensure that only verified firmware is executed. This ensures malicious images cannot be executed without first being signed by the certificate authority and certificate that is programmed into the filesystem. Before any image is jumped to, it is first verified using the signature from its associated FICA entry.

For example, in the standard boot flow shown in Figure 6:

- The **bootstrap** will use the bootloader FICA entry to validate the bootloader
- The **bootloader** will use the AppA FICA entry to validate the AppA image
- The bootloader will use the AppB FICA entry to validate the AppB image

For final production, the solution provides programming scripts to enable i.MX RT High Assurance Boot (HAB) to verify and protect the bootstrap component. It is recommended that users enable HAB for their end product.

The downside of having this security protection enabled is that programming new images can be a little more complex as it requires signature generation. Taking in consideration that this flow may be time consuming and not required for basic development tasks, NXP introduced some bypasses to make the job easier for developers. <u>These bypasses</u> should not be deployed in production.

Again, the default configuration of the SLN-VIZNAS-IOT is to have HAB disabled and signature verifications bypassed. This is to ensure a smooth development experience.

2.4.3 Image Certificate Authority (CA) and Application Certificates

The SLN-VIZNAS-IOT kit comes pre-programmed with signed images (though signature verification is bypassed by default) as indicated in the <u>Flash Image Configuration Area</u> (FICA) and Image Verification section. The bootloader_4343W and elock_oobe application are signed using NXP's test CA and can be used to ensure the authenticity of all images which are intended to be booted.

The application signing certificates are located at the following locations in the filesystem:

- Address **0x61D00000** for Application Bank A
- Address 0x61D40000 for Application Bank B
- Address **0x61D80000** for the Bootloader

The certificate for the CA (used to verify the application signing certificates) is located at address **0x61CC0000** in the filesystem. For more detail, see Figure 5: Device Memory Map.

These certificates are used when **Image Verification** (see section **Enabling Image Verification**) is enabled to validate the signature provided when performing a secure update.

3 Get Started with MCUXpresso Tool Suite

The following section describes the steps required to setup the environment and prepare it for development.

3.1 MCUXpresso IDE

MCUXpresso IDE brings developers an easy-to-use Eclipse-based development environment for NXPs microcontrollers based on Arm® Cortex®-M cores. It offers advanced editing, compiling and debugging features with the addition of MCU-specific debugging views, code trace and profiling, multicore debugging, and integrated configuration tools. Its debug connections support every NXP evaluation boards with industry-leading open-source and commercial debug probes from ARM®, P&E Micro® and SEGGER®.

NOTE: The SLN-VIZNAS-IOT requires MCUXpresso IDE version 11.2.1 or greater.

1. To download NXP MCUXpresso IDE for free go online to: www.nxp.com/MCUXpresso

2. Select **MCUXpresso IDE** from the **PRODUCTS** tab.

3. Go to **DOWNLOADS** tab and select the **LATEST VERSION** of the tool.

If you do not already have one, you will be asked to sign-in/up with a free NXP useraccount.

4. When MCUXpresso installer download completes, **double click on the executable**, follow the install instructions and **keep the default options**.

5. Launch MCUXpresso IDE and define the Workspace location where you will copy and store your projects (default C:\MCUXpresso.Workspace) and press OK.

K Eclipse Launcher				
Select a dire	ectory as workspace			
MCUXpress	DIDE uses the workspace directory to store its preferences and development artifacts.			
Workspace:	C:\MCUXpresso.Workspace	Browse		
Use this a	s the default and do not ask again			
• Recent W	prkspaces			
	ОК	Cancel		

Figure 8: MCUXpresso IDE Workspace

3.2 Install the SDK

MCUXpresso SDK is a comprehensive software enablement package designed to simplify and accelerate application development with NXPs microcontrollers based on Arm® Cortex®-M cores. The MCUXpresso SDK includes production-grade software with integrated RTOS (optional), integrated stacks and middleware, reference software, and more. It is available in custom downloads based on user selections of MCU, evaluation board, and optional software components.

Before building the **SLN-VIZNAS-IOT SDK** example projects, the target SDK needs to be imported into MCUXpresso IDE.

The **MCUXpresso SDK** for the SLN-VIZNAS-IOT can be downloaded from NXP's <u>SDK</u> <u>Builder</u> by clicking **Select Development Board** and searching for "SLN-VIZNAS-IOT" in the search box.

NP	
	DECUMPTION OF CONTRACT OF CONTRACT.

Figure 9: Select Development Board

When building the SDK, be sure to select **FreeRTOS** under **Embedded real-time operating system.**




Figure 10: Choose Embedded real-time operating system

SLN-VIZNAS-IOT Developer's Guide, Rev. 1.2, 11/2020 NXP Semiconductors

After updating the operating system, be sure to click **Select All** to make sure all required components get added.

MCUXpresso SDK Builder							0 • E 😤 1		
SDK Dashboard	Generate								
CENERAL Developer Environment Settings Select Board Select Board Selections here will impact files and examples projects included in the SDK and Generated Projects									
Q Explore	SDK Versio 2.8.0	n 2020-11-04 REL_2.8.0_SL	N_VIZNAS_IOT_	Toolchain / IDE RF - MCUXpresso	IDE • Windows •	Board Device	SLN-VIZNAS-IOT MIMXRT106F		
ADMINISTRATION	Embedded FreeRT	real-time operating system OS -				Core Type / Max Freq Device Memory	Cortex-M7F / 600MHz 0 KB Flash		
Preferences	Note: Optio	nal bare-metal components are a	ways available for it	clusion in the SDK build configu	ration, including along with the selected RTOS	Size SDK Details	1024 KB RAM		
DOWNLOADS	Filter by Name, Category, or Description Select All Unselect All					SDK Version: SDK Tag:	2.8.0 (released 2020-11-04) REL_2.8.0_SLN_VIZNAS_IOT_RFP_RC9		
MCUXpresso Config Tools	•	Name CMSIS DSP Library	Category* CMSIS DSP Lib	Description CMSIS DSP Software Library	Dependencies	Host OS: Toolchain:	Windows MCUXpresso IDE		
Offline data MCUXpresso Secure		AWS IOT	Middleware	AWS IOT	sin_iot_common_platform, wifi_wiced, mbedtis, lwIP, FreeRTOS	Middleware:	AWS IoT, CMSIS DSP Library, FatFS, FreeRTOS, USB stack, cjson, emWin, littlefs, IwIP, mbedtis, oasis, riverdi_display, sdmine stack.		
Provisioning Tool	- 2185 Priv	cjson acy Policy Terms of Use		cjson library		@ 2020	sumite stack, sin_lot_common_platform, wifi_wiced NXP Semiconductors. All rights reserved.		
and a second second second	A second s								

Figure 11: Select all SDK components

With these options selected, press the **Download SDK** button at the bottom of the page.

NKP MCUXpresso SE	DK Builder						0 • E + 1
*					FreeRTOS	Tooichaine	MCOXPIESSOIDE
SDK Dashboard		cjson	Middleware	cjson library		Middleware:	AWS IoT, CMSIS DSP Library, FatFS, FreeRTOS, USB stack,
GENERAL	•	emWin	Middleware	emWin graphics library			cjson, emWin, littlefs, lwIP, mbedtls, oasis, riverdi_display,
Select Board	F F	FatFS	Middleware	FAT File System stack			sdmmc stack, sln_iot_common_platform, wifi_wiced
Q Explore		littlefs	Middleware	LittleFS filesystem stack		Documentation	win_wiced
ADMINISTRATION	P	wIP	Middleware	TCP/IP Networking Stack		@ API Reference M	anuai
Notifications	. .	mbedtis	Middleware	mbedtls SSL/TLS library		Getting Started G	uide
Preferences		oasis	Middleware	Oasis face recognition library		🖪 Change Log	
DOWNLOADS	V (riverdi_display	Middleware	Riverdi library			
MCUXpresso IDE							
MCUXpresso Config Tools							
Contraction Offline data	· · · · ·		Archive Name	2			
 MCUXpresso Secure Provisioning Tool 	Download	SDK		0_SLN-VIZNAS-IOT	ur SDK		
Web: 2.18.14.dev16, Builder: 2	2.18.5 Privacy	Policy Terms of Use	Contact			© 2020 N	XP Semiconductors. All rights reserved.

Figure 12: Download SDK

Once the SDK is downloaded, import the SDK into MCUXpresso IDE by dragging the SDK zip folder into the **Installed SDKs** window in MCUXpresso IDE.

ng yag - MCU/Upresso IDE Elle Edit Navigate Search Eraject ConfigTools Run Analysis FreeRIOS Window Help		
[* 日月] @ * 귀 * [씨가] @ [월] # # # # 3 3 3 3 1 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4	■ * • • • • • • • • • • • • • • • • • •	9.17 18
Project Explorer H To Peripherals + & Repisters + Faults D To > 0.5		
There are no projects in your workspace.		
To add a project:		
Conste.a.new.MCURpresso IDE.C/C.s.s.project. Import.examples.from.SOK.		
Import comparation. Consta a project.		
Import projects		
	Downloads -	
	The Hone Share View Compressed Folder Bods	^ 0
	🖈 📄 📋 👗 Cot 📕 📴 🗙 📲 📕 🛅 There News *	
	In Dr Cauchi Cappy Finder Benande Anne Cappy Index security Properties Schwary Properties Schwarz	
	← → + ↑ ♣ > This PC > Downloads	
	Name Date modified Type Size	
	# Oxick access	
	Compressed (ptpp. 58.589 KB	
	St Disp FC 2 Last work (25)	
	us USB Drive 9(t) A long time ago (US)	
	Mittaork	
	307 items 1 item selected 58.1 M8	E.
	207 Rems 1 Rems 1 Rems 200	
Quickstart Panel II - Wariables - Breakpoints	Bistaled SDX # Binopeters Whoolens @Command is image into @Debugger Cancole Bis C D = 0 # Memory II in	then and Oak likes
MCUXpresso IDE - Quickstart Panel	y Installed SDKs Monten	
No project selected	To transit an SOK, simply deg and drop an SOK (signament in the Transit SDK) view. (Common Transpressor' folder)	
· Create or import a project	Testaded SOK, Available Boxely Available Device	
New project	Name DK Version Manifest Version Location	
Import SDK example()		
 Import project(s) from file system 		
Build your project	• •	
Conv		
Pobog Servesute, Build and Debog		
• Miscellaneous		
Edit project settings		
MCLXpresso Config Tools>>		
Darkk Settings>> Deck Settings>		
Export project() to antive (zp) Deport project() and references to antilve (zp)		
³³ Build all projects		
		617M of 91M 8

Figure 13: Drag and Drop SDK

For each package, a confirmation window will pop-up. Select **OK** to validate.

X MCUXpresso IDE SDK import -		×
Are you sure you want to import the following SDK in the common 'mcuxpres	so' folder?	
F:\Users\		^
Do not ask for confirmation on SDK Drag and Drop install	Cancel	

Figure 14: Import SDK Confirmation Window

Once the package has been imported, it will be displayed in the **Installed SDKs** window in MCUXpresso.

[™] Installed SDKs [™] [™] Properties [™] Problems	🖵 Console 🔳 Terminal 🗟 Image Info	o 🗟 Debugger Console		💹 🎱 🍪 🗖 🗖 E
Installed SDKs				
To install an SDK, simply drag and drop an SDK (zip file/folder) into the 'Installed SDKs' view, [Common 'mcuxpresso' folder]				
Installed SDKs Available Boards Available Dev	ices			
Name	SDK Version	Manifest Version	Location	
☑	2.7.0	3.6.0	Common>\SLN-VIZNAS-IOT-SDK.zip	

Figure 15: SDK Import Successful

3.3 Import a SLN-VIZNAS-IOT Project

The SLN-VIZNAS-IOT SDK allows you to import existing application examples as a development starting point. The following steps will show you how to import one of these example projects into MCUXpresso IDE.

From the Quickstart Panel, select Import SDK example(s).




Figure 16: Import SDK Examples

For each SDK you have installed into MCUXpresso, a corresponding image will be shown. Select the **SLN-VIZNAS-IOT** image and proceed by selecting the **Next** button.



Figure 17: Import SLN-VIZNAS-IOT Examples Wizard

The import wizard will then display all the example applications that are available to import. For this guide we will be focused primarily on the **sln_viznas_iot_elock_oobe** application. This is the application that comes flashed by default on your **SLN-VIZNAS-IOT** kit.

SDK Import Wizard				
The source from the SDK will be copied into the workspa 'SDK_2.x_SLN-VIZNAS-IOT' SDK. The advanced options pa				
🔀 Import projects				
Project name prefix: sln_viznas_iot	🖉 Proj	ject name suffix:		
✓ Use <u>d</u> efault location				
Location: F:\Users\	\sln_viznas	iot		
Project Type		Project Options		
C Project C C++ Project C Static Library C++ St	atic Library	SDK Debug Console () Se Copy sources Import other files	emihost 🔾 UART	• Example default
Examples				2 2 2 🙀 🗉 🖻
type to filter				
Name Y	Description	1		Version
 ✓ Ξ cypress_wifi ✓ ¾ bootloader_4343W ✓ ¾ bootstrap ✓ ≅ sln vision apps 		oonsible for OTA update an ch validates the integrity of	· ·	
✓ Trelockoobe > □ = 0.0 overmele	Vision Solu	tion Anti Spoofing Solution	n for dual camera	
0	< <u>B</u> ack		<u>F</u> inish	Cancel

Figure 18: Import Examples

NOTE: If your kit's flash has been completely erased, you will also need the "sln_viznas_iot_bootloader_4343W" and "sln_viznas_iot_bootstrap" projects found under sln_boot_apps as well in order for the sln_viznas_iot_elock_oobe application to work.

Once the projects have successfully been imported, they will be listed in the project explorer ready to be built and run.



3.4 (Optional) Increase Clock Drive Strength

By default, the sln_viznas_iot_elock_oobe application uses a lower clock rate and clock drive strength for the cameras than the 106F is capable of in order to maintain EMC compliance (see **RT106F VISION CROSSOVER PROCESSOR OVERVIEW**). This lower clock rate results in a lower FPS and overall recognition performance.

To make it easy for developers to utilize the full performance capabilities of the camera, the sln_viznas_iot_elock_oobe project provides a convenient preprocessor macro which can be configured to increase or decrease the camera clock's drive strength and clock rate. To configure this preprocessor macro, right click on the sln_viznas_iot_elock_oobe project in the **Project Explorer** pane as shown in the figure below and select **Properties**, found near the bottom of the context menu:

🗙 gsg	- MCUXpresso	IDE					
File Ed	dit Navigate	Search	Project	ConfigTools	Run	Analysis	F
1 • i	- 0 9 -	P • 🗎	-	PIRLEY	-1:	17.2	3
Proje	ect Explorer 🛙	Rerij	oherals	Alegisters	# Fal		1
				0	₿ %	X - 1	1
> 🐭 si	n_viznas_iot_b	ootloade	er_4343W				
> 😹 sl	n_viznas_iot_b	ootstrap					
> 🐋 s	n_viznas_iot_e	lock_oob	e <debu< td=""><td>g></td><td></td><td></td><td></td></debu<>	g>			

Figure 20: Right-Click Project

	Utilities	>
X	SDK Management	>
	Tools	>
\square	Validate	
X	MCUXpresso Config Tools	>
疱	Run C/C++ Code Analysis	
	Team	>
	Compare With	>
	Configure	>
	Source	>
	Properties	Alt+Enter

Figure 21: "Properties" Option

Clicking the **Properties** option will open up a new window which looks like the one shown in **Figure 22: Properties Window**. From there:

- 1. Click Settings
- 2. Click MCU C++ Compiler -> Preprocessor
- 3. Double click the CAMERA_DRIVE_STRENGTH_LOW macro
- 4. Change the value from 1 to 0 and click **OK**.

Repeat the previous steps for the **CAMERA_DRIVE_STRENGTH_LOW** preprocessor macro found under **MCU C COMPILER -> Preprocessor**, then003A

5. Click Apply and Close.




Figure 22: Properties Window

4 Building and Programming

The **bootstrap** project is the first application that is booted. The bootstrap is a minimal FreeRTOS application that is responsible for image verification.

The **bootloader** project is a second stage bootloader that manages jumping into the **E-Lock OoBE** application. This application can be used for any additional bootloader functionality needed for the product. The bootloader is also responsible for Mass Storage Device drag-and-drop firmware updates via USB.

The **E-Lock OoBE** is the out-of-box application used to demonstrate the capabilities of the Oasis Lite machine learning engine for secure face recognition. This is the application (in addition to the bootloader and bootstrap) that is flashed on your SLN-VIZNAS-IOT kit by default.

4.1 Build a SLN-VIZNAS-IOT Project

In the **Project Explorer** window, select the project you intend to compile.




Figure 23: Project Explorer - Highlight Project

From the **Quickstart Panel**, select the option **Build** to start the compilation and linking of the application currently highlighted in the **Project Explorer** pane.




Figure 24: Build Project

Wait for MCUXpresso to finish the build process.



Figure 25: Console 'Build' Output

If you received a message like the one shown above, your elock_oobe project has been successfully built.

Additionally, if you have use for a **binary** file instead of the **.axf** generated by default, simply right-click on the **.axf** you wish to convert and go to **Binary Utilities -> Create binary.** MCUXpresso stores generated **.axf** and **.bin** files under your project's **Debug** folder. Shown below is an example of how you can create a **binary** using a **.axf** file:




Figure 26: .axf to .bin

.bin files are useful for flashing with OTW/OTA, MSD, and the automated manufacturing tools. Each of these features are described in greater detail later in the guide.

4.2 Flash and Debug SLN-VIZNAS-IOT Project

With the **elock_oobe** project compiled, it is now time to program its associated binary into flash.

Flashing the SLN-VIZNAS-IOT kit will require a **Segger J-Link** with a **9-pin Cortex-M Adapter** and **V6.62a** or newer of the **J-Link Software and Documentation Pack** found on the Segger website at:

https://www.segger.com/downloads/jlink/#J-LinkSoftwareAndDocumentationPack.



Figure 27: J-Link Plus and 9-Pin Cortex-M Adapter

NOTE: The MCUXpresso IDE installation process also installs the Segger J-Link Software and Documentation pack. MCUXpresso IDE version 11.2 or greater comes with a sufficient version of the Segger J-Link Software and Documentation Pack.

Older versions of J-Link Software and Documentation Pack will not have the proper configuration settings for the SLN-VIZNAS-IOT and will therefore be unable to flash the board.

To begin the process of flashing the kit, attach your **J-Link** debug probe into the header shown below.




Figure 28: SLN-VIZNAS-IOT JTAG Header

Next, select the **Debug** option found under the **QuickStart** panel in MCUXpresso to start the process of loading the binary into the flash and begin debugging. Like the **Build** option, **Debug** will only flash and debug the project currently highlighted in the **Project Explorer** panel.




Figure 29: Quickstart Panel - Debug

Select the J-Link probe that is connected to your kit and press OK.

vailable attached	probes				
Name	Serial number/ID	Туре	Manu	IDE Debug N	1od
J-Link PLUS	600104118	USB	SEGGER	All-Stop	
upported Probes (tick/un	tick to enable/disable)				
MCUXpresso IDE Links	Server (inc. CMSIS-DAP) p	robes			
P&E Micro probes					
SEGGER J-Link probes					
robe search options					
·					
Search again					

Figure 30: Probe Discovery Window

This will launch the flashing tool and proceed to flash the binary associated with the currently selected project.




Figure 31: Flash Download in Progress

Once flashed, the program will automatically halt at main, indicated by the first instruction in main being highlighted and pointed to.



Figure 32: Debug Begin

Finally, press the **Run** button found in the toolbar to begin running the application.



Figure 33: Debug Toolbar - Run Button

To learn more about debugging in MCUXpresso, check out the MCUXpresso IDE User Guide.

5 Bootloader

The SDK provided enables two forms of firmware update capability in addition to flashing via J-Link: An **Over-the-Air/Over-the-Wire** (**OTA/OTW**) interface that supports Wi-Fi/UART-based firmware flashing, and a **USB Mass Storage Device** (**MSD**) interface. Either option can be selected at boot time, but once one of them is running, the other is turned off.

5.1 Application Flow

The boot flow is described in detail in the **Security Architecture** section of this document. Once the boot flow reaches the bootloader, the bootloader must decide what to do. The below shows the three options available to the bootloader. The subsequent sections describe the **OTA/OTW** and **USB MSD** modes.




Figure 34: Bootloader Flow

5.2 Over-the-Air (OTA)/Over-the-Wire (OTW) Updates

The bootloader supports several mechanisms for updating the board's firmware, one of which is OTA/OTW updates. OTA and OTW updates are driven using a simple JSON interface, making it easy to implement host-side code. The mechanism for both OTA and OTW is the same, the only difference between the two being the fact that OTA is performed "Over the Air" via Wi-Fi, BLE, etc. and OTW is performed over UART, SPI, I2C, etc. The OTA update interface is performed by hosting a TCP server on the kit which receives the update-related JSON packets. OTW on the other hand, currently supports UART but can be extended to support any serial interface including SPI, TCP sockets, or even I2C. This OTA/OTW update method will be discussed in more depth in this section.

5.2.1 Transfers

An OTA/OTW update is made up of individual JSON transfers. Each transfer contains two pieces: a 4-byte size field and a JSON message. This allows the OTA/OTW data interface to be compatible across a wide range of interfaces.




Figure 35: Transfer Format

Each transfer is followed by a transfer response.




Figure 36: Request/Response Flow

5.2.2 Testing OTA/OTW Updates

In order to help demonstrate OTA and OTW updates, a test Python script can be found in **sln_viznas_iot_bootloader_4343W/unit_tests/fwupdate_client.py**. From a high level, this script will "JSONify" a specified binary and flash it either via the OTA or OTW mechanism, depending on the update method specified as an argument to the script. This method allows users to flash the main app binary without the need for a J-Link.

While the method for using OTA and OTW is nearly identical, the setup is slightly different between the two because OTA requires connection to a network and OTW requires a serial connection.

5.2.2.1 OTA Setup Procedure

This section will describe the setup steps necessary to perform an OTA update. To perform an OTA update using the test script, the SLN-VIZNAS-IOT will need to be connected to a Wi-Fi network and the proper bit in the FICA table will need to be set to indicate to the bootloader that an OTA update is being expected. The update bit is set by the test script, but the network connection must be established prior to running the script.

Connect to a Wi-Fi network:

- a) Use the **"wifi credentials SSID PASSWORD**" command, specifying the credentials to the network which you would like to connect to.
- b) With the credentials specified, reset the Wi-Fi driver using the "**wifi reset**" command so that the board will attempt to establish a connection.
- c) Use the Wi-Fi IP command to ensure the board has successfully connected to the network.
- d) If the IP address returned is "0.0.0.0", wait a few seconds and try running the command again until a valid IP address is returned.
- e) If still encountering issues, verify the credentials specified in step 1 and power cycle the board.

5.2.2.2 OTW Setup Procedure

This section will describe the steps necessary to perform an OTW update. To perform an OTW update using the test script, a serial connection using an USB->UART connector is required, and the proper bit in the FICA table will need to be set to indicate to the bootloader that an OTW update is being expected. The update bit is set by the test script, but the serial connection must be established prior to running the script.

Connect to UART via USB to UART connector:

- a) Plug in and power on board *WITHOUT* any connections made to the serial header.
- b) Attach pins from the USB to UART connector to the serial header pins shown in the figure below:



Figure 37: Serial Header Connections

NOTE: USB to UART pins MUST be connected AFTER the board has been powered on due to the serial header pins functioning as boot select mode pins during board startup.

5.2.2.3 Run fwupdate_client.py

With the prerequisite steps for OTA/OTW updates completed, the kit is ready to receive an update. To begin the update, open the **fwupdate_client.py** script found under **sln_viznas_iot_bootloader_4343W/scripts/unit_tests** in a terminal. Running the script without any arguments will show the arguments that the script takes.



Figure 38: "fwupdate_client.py" w/o Args

As shown in the figure above, the script requires that you specify:

- a) Device: viznas
- b) Method: OTA/OTW
- c) Bank: A/B (see Generate Bank B Binary)
- d) Appfile: Binary for the sln_viznas_iot_elock_oobe project (see Build a SLN-VIZNAS-IOT Project)
- e) appsignFile: None/sln_viznas_iot_elock_oobe.sha256.txt (see Using Ivaldi to Generate Signing Artifacts)

Once all args are specified, the script will produce output like the following:



```
0
unit_test_fwupdate_block_transfer
0
Firmware Update Progress (0.09%): 4096/4394792
0
Firmware Update Progress (0.19%): 8192/4394792
0
Firmware Update Progress (0.28%): 12288/4394792
0
Firmware Update Progress (0.37%): 16384/4394792
0
Firmware Update Progress (0.37%): 16384/4394792
0
Firmware Update Progress (100.0%): 4390912/4394792
0
Firmware Update Progress (100.0%): 4394792/4394792
1
Firmware Update Progress (100.0%): 4394792/1
Firmware
```

Figure 39: "fwupdate_client.py" w/ Args

Upon completion, the SLN-VIZNAS-IOT will automatically restart itself and switch over to the new application bank, running the new application that was just flashed.

5.3 Mass Storage Device (MSD) Update

The bootloader application supports firmware update over **USB Mass Storage Device (MSD).** This allows the user to re-flash the main application binary (note, not the bootstrap and bootloader) without a J-Link probe. If the bootstrap and bootloader need to be updated, you must use the J-Link probe.

The MSD feature by default bypasses the signature verification described in **Security Architecture** to allow an easier development flow because signing images can be a process not suitable for quick debugging and validation.

To enable **MSD** mode, hold **SW1** while the board is powering on.



Figure 40: MSD Enablement Button

Upon success, the normal boot sequence with alternating red, blue and purple LEDs will take place, followed by the blinking of a purple LED on the front of the board every 2

seconds indicating the board is now in **MSD** mode. Once the LED has started blinking, you may let go of the button.



Figure 41: MSD Mode Lights

In addition to the flashing lights, the board will also enumerate as a USB Storage Device by your computer's OS.



Figure 42: MSD USB Drive Enumeration

To flash a binary, drag and drop it onto the USB Drive associated with the kit. If your SLN-VIZNAS-IOT kit is running from Application Bank A (see **Device Memory Map**), you must provide a binary for Application Bank B and vice versa (see **Generate Bank B Binary**). This is a protection mechanism which helps ensure that there is always at least one "good" binary in case a corrupted image gets flashed due to a crash during the flashing process.

e e			💻 I 🖌 📕 = I	Drive Tools	NXL93020		
View			File Computer	View Manage			
3020 > Desktop > vizn > Releases > 0P5	> DefaultBinaries		← → ~ ↑ 💻 > ।	4XL93020			V 🖸 Search NXL930
Name	Date modified	Туре	🖈 Quick access	~ Folders (7)			
sln_vizn_iot_bootloader	12/19/2019 1:25 PM	BIN File	Desktop #		3D Objects	Desktop	Document
 sln_vizn_iot_userid_oobe_bankb sln_viznas_iot_elock_oobe sln vizn iot userid oobe USB huatian 	12/13/2019 10:16 2/3/2020 10:28 AM 2/3/2020 10:21 AM	BIN File BIN File BIN File	Downloads #		Downloads	Music	Pictures
			ceszo. .mcuxpressoide_ .metadata		Videos	K •.	
			Guides # vizn # Face Recognition	• Devices an	d drives OSDisk (C:) 214 GB free of 476 GB	USB Drive (D:) 9.96 MB free of 9.97 MB	+ Copy to USB Drive (D:)

Figure 43: Dragging-and-Dropping New Binary

The new binary will be copied onto your SLN-VIZNAS-IOT, and the kit will automatically restart once flashing is complete.

5.4 Generate Bank B Binary

If the board is currently running from Application Bank A, MSD, OTA, and OTW flashing will require a binary created for Application Bank B and vice versa. This is a protection mechanism designed to help ensure that there is always at least one "good" binary flashed at any given time. To discover which application bank is currently in use, the "version" CLI command can be used.

To generate a binary for Application Bank B in MCUXpresso you must change the flash address for your kit in MCUXpresso. To do so, right-click on the **sln_viznas_iot_elock_oobe** application in the **Project Explorer** panel and click on **Properties.**



Figure 44: "version" Command Output

Under the **Properties** dialog window that appears, click the drop-down arrow next to **C/C++ Build**, and select **MCU settings**. Change the **Flash** address from 0x60300000 to 0x60D00000, then click **Apply and Close**.

Properties for sin_vizn_iot_useri	d_oobe					- 🗆 ×
type filter text	MCU settings					6.6.4
> Resource						
✓ C/C++ Build		able parts				
	IDE					
Environment	SDK MCUs				led MCUs	
MCU settings	MCUs from inst Please visit <a> obtain addition		picom		orn preinstalled LPC If part support	and generic
Tool Chain Editor	and the second s			Target		^
> C/C++ General				> LPC		
MCUXpresso Config Topls Project Natures	~ MIMXRTIO	60 T1062xxxxA		> LPC		
Project References		T106FxxxxA			11Axx 11E6x	
Run/Debug Settings					11Ecx	
Task Tags					11U6x	
> Validation				> LPC	11Ukac	
				EPC	34	
			5		SKOLI	(222)
	larget architectu	re	2	cortex-m	and the second second	Constant States
	Preservé mer	mory configurat	ion			
	Preserve proj	ect configuration	in 🔪			
	Memory detail	IMIMYRT106	Evenedit			
			Contraction of the			
<u></u>	Default LinkSe	erver Flash Drive	*			Browse
and the second sec	1 True		T. ANGL	and the second	-	and a second
Flash	BOARD	F Flas	h	0x60d00000	0xa00000	MIMXRT1
Sec. 1	Flash	BOARD_F	Flash2	0x61b00000	0x200000	
	Flash	BOARD_F	Flash3	0x61d00000	0x80000	
	RAM	BOARD_S	RAM	Dx80000000	Dx 1000000	
	RAM	SRAM_DTC	RAM2	0x2000000	0x20000	
	RAM	SRAM_ITC	RAMB	0x0	0x20000	
	RAM	SRAM_OC_	RAMI	0x20200000	0x40000	
	RAM	SRAM_OC_	RAM5	0x20240000	0x40000	
	RAM	BOARD_S	RAM6 RAM7	0x81e00000	0xe00000 0x200000	
	KAN	BUARD_S	ROUM17	UNSTEUCOUU	0820000	
				Council Sectors	I INCOMENT	
	Add Flash	Add RAM S	olit Rains	Delete Import.	. Merge. Expo	intGenerate
						Refresh MCU Cache
				Λ		Cache
				4	Restore Defi	nults Apply
				Ann	ly and Close	
3				App	ing and close	Cancel

Figure 45: Create Flash Bank B Binary

Rebuild your application using the steps found under **Building and Programming**, making sure to generate a binary from the .axf. The generated binary will be able to reflash the main application when the kit is running from Application Bank A.

6 Automated Manufacturing Tools

NXP provides a package of scripts that can be used for securely programming devices on the production line. This collection of scripts is called Ivaldi.

6.1 About Ivaldi

Ivaldi is a package of software scripts and tools that are responsible for manufacturing and re-programming without needing access to a J-Link.

The Ivaldi scripts make use of the serial downloader mode feature of the RT106F's boot ROM to communicate with an application called Flashloader that is programmed into the RT106F. The Flashloader which is programmed into RAM then communicates with a program called *blhost* which controls various parts of the chip and flash.

Ivaldi was created to focus on the build infrastructure of a customer's development and manufacturing cycle. Its primary focuses are:

- Factory programming and device set up
- Enabling HAB and eXIP
- Signing images for Application Banks A/B
- Writing and accessing OTP fuses

The rest of this chapter discusses general (i.e. unsecure) flashing of a device.

6.2 Requirements

The following requirements must be satisfied to run Ivaldi. It has been tested in Windows, Mac, and Linux environments.

- OpenSSL
- Python 3.6.x with virtualenv
- Linux/Ubuntu for Windows

Note: The package contains valuable README files. To set up the environment, follow the README.md file located in the root folder of the lvaldi package. Without doing this, the tool will not work.

The Ivaldi tools can be downloaded under **Software and Tools** on <u>the official webpage</u> <u>for the SLN-VIZNAS-IOT</u>. Extract the ZIP file and open the README.md to start using the tool.

6.3 Creating a Signing Entity

The basis of the security architecture implemented in the SLN-VIZNAS-IOT is signed application images. Signing requires the use of a Certificate Authority (CA). NXP has its own CA for signing applications at the factory, but the root CA is not something that is shared with customers. The Ivaldi tools provided by NXP require signing, so the end user must create their own CA and signing artifacts.

6.3.1 Using Ivaldi to Generate Signing Artifacts

Ivaldi includes a script to generate all of the artifacts needed to properly sign application binaries and generate a FICA table. Prior to running the script, the Ivaldi environment must be set up completely as described in the README.md in the top-level directory.

After following the README, the environment should look similar to that shown below. Take notice of the **(env)** at the beginning of the prompt.

```
(env) Ivaldi_sln_viznas_iot/Scripts/sln_viznas_iot_open_boot $
```

Figure 46: Virtual Env Prompt

In the Python virtual environment, navigate to **Tools/Scripts/ota_signing.** Run the **generate_signing_arfifacts.py** script. When running without any arguments, the usage will be displayed.




Figure 47: generate_signing_artifacts.py Usage

Now, type in a name for your CA (**my_test_ca** is used as an example), along with the required location and organization information. <u>When prompted for passwords for the</u> **PEM files, use the same password for all of them for this exercise**. You can always re-generate a more secure CA when you're ready to prepare for production. The following figure shows an excerpt from the terminal output of the generation script.

```
(env) Ivaldi_sln_viznas_iot/Scripts/ota_signing $ python generate_signing_artifacts.py my_test_ca US
Texas Austin NXP
Creating directories...
Creating directories...
['mkdir', 'certs', 'crl', 'newcerts', 'private', 'csr']
SUCCESS: Successfully prepared the directories
chmod directories...
```

Figure 48: generate_signing_artifacts.py Example

You should now have a CA and signing certificates. Reference the README.md in the **Scripts/ota_signing** folder for more details about the directory structure and files that were generated by the script.

6.4 Move Boot Jumper

Running the flashing scripts, the SLN-VIZNAS-IOT boot jumper (J27) will need to be moved from position "1" to position "0".



Figure 49: SLN-VIZNAS-IOT Boot Jumper

This jumper will need to be moved back to its original position after flashing the board using any of the scripts found in the following sections in order for the newly flashed firmware to run.

6.5 Open Boot Programming

The SLN-VIZNAS-IOT can be programmed with or without security features enabled. The steps to enable secure booting of the kit can be found in later sections. This section will describe the steps necessary to program the board without security features enabled.

To execute the following steps, ensure the boot jumper (J27), which is located on the top of the board, is in the "0" position.

Assuming the steps to generate a signing entity, and the steps to update the boot jumper pin from the previous section have been followed, the SLN-VIZNAS-IOT can be programmed using the **open_prog_full.py** script found under the **Scripts/sln_viznas_iot_open_boot** folder. Before running the script, it's required that the **bootloader**, **bootstrap**, and **elock_oobe** binaries to be used for flashing are placed in the **Image_Binaries** folder.

sln_viznas_iot_bootstrap.bin	10/6/2020 5:49 PM	BIN File
sln_viznas_iot_bootloader.bin	10/6/2020 5:53 PM	BIN File
sln_viznas_iot_elock_oobe.bin	10/6/2020 5:53 PM	BIN File

Figure 50: Required open_prog_full Binaries

Once the binaries are in place, navigate to the **Scripts/sln_viznas_iot_open_boot** folder and use the command "python open_prog_full.py -c CA_NAME" as shown in the figure below:

<pre>(env) Ivaldi_sln_viznas_iot/Scripts/sln_viznas_iot_open_boot \$ python open_prog_full.py -c my_test_ca</pre>
Signing Entity: my_test_ca
Establishing connection
SUCCESS: Communication established with device.
Loading flashloader
SUCCESS: Flashloader loaded successfully.
Jumping to flashloader entry point
SUCCESS: Device jumped to execute flashloader.
Waiting for device to be ready for blhost
get-property
SUCCESS: Device is ready for blhost!
Reading device unique ID
get-property
SUCCESS: Device serial number is SSn4ZdIJFwc=
Writing memory config option block
fill-memory
SUCCESS: Config option block loaded into RAM.
Configuring FlexSPI
configure-memory
SUCCESS: FlexSPI configured.
Erasing flash
flash-erase-region
SUCCESS: Flash erased.
Programming flash
write-memory
SUCCESS: File written to flash.
Programming flash
write-memory
SUCCESS: File written to flash.
Programming flash




Figure 51: open_prog_full.py Output

The script will ask multiple times for the password used when generating your CA. Once the script completes, the board will reset itself and the board will need to be unplugged and the boot jumper placed back in its default, "1" position.

6.6 (Optional) Enabling Encrypted Execute-in-Place (eXIP) and High Assurance Boot (HAB)

The i.MX RT106F has some fundamental security enablement to protect against unsigned images and protect high-value software running on the device. These security features can be looked into at great detail by reading the RT1060 Reference manual in the <u>RT106F Documentation</u> area or the following whitepaper (<u>https://www.nxp.com/docs/en/white-paper/IMXRTCROSSWP.pdf</u>) however, the following documentation is to detail the steps to enable the **eXIP** and **HAB** features of the RT by using Python scripts which take the complication out of the process.

The Ivaldi tools, as well as containing automated OTW signing tools, also contain all the tools and scripts to enable **HAB** and **eXIP**. By the end of this section, the **bootstrap** will be signed to work with the **HAB** and the **bootloader** and the **elock_oobe** will be encrypted with individual encrypted context. The **bootloader** and **elock_oobe** have

individual encrypted contexts to ensure that if any of the application banks are updated, the bootloader will not need updating.

The whole package contains the following features:

- Two individual encrypted Context for bootloader and app space.
- Potential support for bootloader update called the "bootloader loader" (coming in future releases).
- Encrypted context restoration for image failure or OTA failure.
- OTW update with eXIP support.
- Switching between eXIP and XIP for easy development.

For additional documentation, please build the docs in the lvaldi/doc folder by following the contained README.md

6.6.1 Preparing the Environment

The following steps assumes that the section **Creating a Signing Entity** has been followed and completed, generating a CA and signing entity to create signed images. This is used to verify the signature of the application using an app certificate and CA certificate.

It also assumed that the reader is running the tools within the lvaldi package and the paths are unchanged as delivered.

If not already done so, unzip the Ivaldi zip. In the top-level directory, open the README.md and follow all the steps to create and build the environment.

After following the README, the environment should look similar to that shown below. Take notice of the "(env)" at the beginning of the prompt.

```
(env) Ivaldi_sln_viznas_iot/Scripts/sln_viznas_iot_open_boot $
```

Figure 52: "Virtualenv" Prompt

Additionally, it is recommended to follow the section **Open Boot Programming** section, as this section will validate that all the image binaries are working correctly. There are several failure points that could occur while enabling HAB and eXIP so following the **Open Boot Programming** will help reduce potential failure points.

6.6.2 Generating the PKI and Signed Flashloader

The following instructions assume that the section **Creating a Signing Entity** has been completed, as it is needed to generate the CA and application certificate that will be loaded into the flash. It will also be used to generate the FICA table used to validate the application signature.

The first step is to create a signed flashloader which will be used to set everything up and communicate with blhost. The blhost tool in its simplest form is used to read and write registers, but it communicates with a flashloader. The flashloader is a RAM-based application that supports blhost communication. In normal circumstances, the flashloader can be executed without having been signed, but with HAB enabled, it needs to be signed with appropriate keys.

The secure boot scripts have been separated into two folders:

- OEM These scripts should only be executed by the Product owner, and the output stored in a secure environment. This is because it contains important key information, which if lost, could brick boards or be open to copy cats/loss of image integrity.
- MANF These scripts will be executed on the manufacturing line. They are used to execute the signed flashloader and communicate with the chip to encrypt the binaries. The scripts also contain the process of generating certificates, and the generation and programming of the FICA.

Within the Ivaldi package, navigate to the **Scripts/sln_viznas_iot_secure_boot/oem** folder and open the README within. The README starts by running the **setup_hab.py** script which is responsible for creating the PKI infrastructure and creating the signed flashloader.

PLEASE NOTE, DO NOT RUN THIS MORE THAN ONCE WITHOUT BACKING UP YOUR KEYS AND CRTS FOLDER IN THE IVALDI ROOT. THIS WILL RESULT IN BEING UNABLE TO USE FLASHLOADER AND PROGRAM NEW IMAGES VIA SERIAL DOWNLOAD MODE FOR EXISTING HAB-ENABLED DEVICES

The following shows the output of the "setup_hab.py' script that generates the PKI infrastructure and signed flashloader.

```
(env) ivaldi_sln_viznas_iot/Scripts/sln_viznas_iot_secure_boot/oem $ python3 setup_hab.py
This operation will delete all previous keys. Continue? [y,n]
y
Cleaning keys and certificate directories...
SUCCESS: Cleaned keys and certificate directories...
Generating PKI tree..
SUCCESS: Created PKI tree.
Generating Super Root Keys (SRK)s...
SUCCESS: Generated SRKs.
Generating boot directive file to enable HAB...
SUCCESS: Generated boot directive file.
Generating secure boot(.sb) file to enable HAB...
SUCCESS: Created secure boot file to enable HAB.
Cryptographically signing flashloader image.
```

Figure 53: setup_hab.py Script

After this has run, you should see in the **Image_Binary** folder that the signed flashloader exists as shown below.




Figure 54: Checking the Signed Flashloader


6.6.3 (Optional) Enabling Encrypted Execute in Place (eXIP)

Encrypted Execution in place (eXIP) is a feature of the i.MX RT106F that enables the chip to execute and decrypt on the fly allowing images to be store into external flash encrypted uniquely per part. This gives product makers comfort that their IP is protected, and physical attacks are not possible. It also means that the device cannot be flashed with malicious firmware that can be executed, as the device would fail with an encryption error. If the security of the device is compromised, it would also mean that any firmware bad actors are able to obtain could not be programmed into another device due to the unique nature of the encryption.

Enabling eXIP will cause execution of the elock_oobe to be slower than normal because of the on-the-fly encrypt and decryption of each instruction that is taking place. For this reason, a user may not want to enable eXIP and can skip this step if they choose.

To enable eXIP, navigate to **Scripts/sln_viznas_iot_secure_boot/manf** and run the "**lock_boot_mode.py**" script with no arguments.

The following figure shows the output of this script when run successfully:






Figure 55: Enabling eXIP and Locking Boot Mode



PLEASE NOTE, LOCKING THE BOOT MODE IS A PERMANENT, ONE-WAY ACTION THAT CANNOT BE UNDONE

6.6.4 Enabling High Assurance Boot (HAB)

High Assurance Boot (HAB) is a feature of the RT106F that forces the ROM (Read Only Memory) to only boot into a signed image. This ensures image integrity and prevents physical and remote attacks from power on.

To execute the following steps, ensure the boot jumper (J27), which is located on the top of the board, is in the "0" position.

The following instructions will show how to enable the HAB on the RT106F using the PKI infrastructure created in the section **Generating the PKI and Signed Flashloader**.

Navigate to the "Scripts/sln_viznas_iot_secure_boot/manf" from the lvaldi root and locate the "enable_hab.py" python script.

To enable HAB, run the "enable_hab.py" script as shown here. NOTE: Once this script is run, it cannot be undone, thereby locking your device to only allow secure, signed images to run. This will cause you to be unable to debug the kit using MCUXpresso.



Loading secure boot file... receive-sb-file SUCCESS: Loaded secure boot file. Resetting device... reset SUCCESS: Device Permanently Locked with HAB!Creating encrypted app file ... SUCCESS: Created encrypted app file.

Figure 56: Enabling HAB using enable_hab.py




PLEASE NOTE, IF YOU LOSE THE SIGNED FLASHLOADER AND CERT/KEYS, THE BOARD WILL NO LONGER BE FUNCTIONAL AS HAB ENSURES ONLY SIGNED IMAGES CAN BOOT.

6.6.5 Preparing Bootstrap, Bootloader, and Main Application Images

The following section describes how to generate images for the **bootstrap**, **bootloader**, and main app (**elock_oobe** in this case) and put them into the correct folder in preparation for creating the signed binary which will be written into the flash of the device.

To generate the images, we will be signing and flashing, make sure you have the **bootstrap**, **bootloader_4343W**, and **elock_oobe** imported into the MCUXpresso workspace as shown in the following figure. If these projects are not in your MCUXpresso workspace, follow the steps in the **Import a SLN-VIZNAS-IOT Project** section.



- > 💐 sin viznas iot bootstrap
- > b sln_viznas_iot_elock_oobe

Figure 57: Importing the Applications for HAB and eXIP

Before creating the images, a modification needs to be made to the bootstrap. The IVT gets created by the Ivaldi scripts which means it needs to be removed from the default binary. To do this, right click on the bootstrap project and go to **Properties -> C/C++ Build -> Settings -> Preprocessors** and set the **XIP_BOOT_HEADER_ENABLE** and **XIP_BOOT_HEADER_DCD_ENABLE** to zero as shown here.

ope filter text	Settings	4 · -> · •	type filter text	Settings	÷·÷·•
 >> Resource >> Builders >> C/C++ Build >> Build Variables >> Environment 	Configuration: Debug [Active]	V Manage Configurations	 > Resource Builders ✓ C/C++ Build Build Variables Favirnment 	Configuration: Debug [Active]	V Manage Configurations
Logging MCU settings Settings Tool Chain Editor	V S MCU C Compiler	Build steps 📴 Build Antifact 🔐 Binary Parsers 🥥 Error Parsers Do not search system directories (-nostdinc) Preprocess only (-E)	Environment Logging MCU settings Settings Tool Chain Editor	✓ ⑧ MCU C Compiler	Build steps 🔮 Build Artifact 🙀 Binary Parsers 😗 Error Parsers De not search system directories (-nostdinc) Preprocess only (-E)
C/C++ General	Preprocessor Defined symbols (-D)	Defined symbols (-D)	€ € ⊕ ⊕ ⊕	Includes Includes Optimization Optimization roject Natures Includes optimization Includes decomplet Alermony Includes decompleting Includes MicroBlaneous Includes skiTags Architecture	Defined symbols (-D)
MCLOpresso Config Tools Projest Natures Projest Natures Refectioning History Refectioning History Task Tags 3 Validation	Goptimization Debugging Warnings Warnings Warnings Workleture Modelineous Workleture Modelineous Modelineous	CPU_MARKTINGENISA ^ CPU_MARKTINGENISA ^ SIX_DEBUCCINSOLE1 SSC. INFLIGUENT_SIX_DEBUCCINSOLE1 SSC. INFLIGUENT_SIX_DEBUCCINSOLE1 SSC. INFLIGUENT_SIX_DEBUCCINSOLE1 SSC. INFLIGUENT_SIX_DEBUCINESCUENT SSC. INFLIGUENT_SIX_DEBUCINSOLE1 SSC. INFLIGUENT_SIX_DEBUCINSOLE1 SSC.	in.cu/jetasic.cmg.room Project Nature: Project Reference: Ref.cctiong Fatory Pum/Debug Settings Task Tags > Validation		CPU_MMONTPOSPUSA × CPU_MMONTPOSPUSA × SUP_MENTPOSPUSA × SUP_STERMAL_READ × SUP_STERMAL_READ × SUP_STERMAL_READ × SUP_STERMAL_READ × SUP_STERMAL_READ × FITERUP OSP_READ ×
Edit Dialog	Managed Linker Script	×	K Edit Dialog	3 Manamard Linkar Scrint	×
Defined symbols (-D)	1		Defined symbols (-D)		
XIP BOOT HEADER B			XIP BOOT HEADER D	CD ENARIE-d	
	ОК	Cancel		OK	Cancel
		Restore <u>D</u> efaults <u>Apply</u>			Restore Defaults Apply
			0		

Figure 58: Unsetting the XIP Boot Header

After this change, hit the **Build** button to generate a binary (.bin) file for the bootstrap.

As the lvaldi script only accepts a .srec file, it is necessary to generate one. To do so, navigate to the **Debug** folder of the bootstrap application, right click on the .axf file and select **Binary Utilities -> Create S-Record.**

sln_viznas_iot_bootstrap.axf - [arm/le] makefile		New	>	
🕒 objects.mk		EasyShell	>	
in sin viznas iot bootstrap Debug library.		Open		
🗰 sln_viznas_iot_bootstrap_Debug_memo		Show In	Alt+Shift+W >	
🗰 sln_viznas_iot_bootstrap_Debug.ld		Open With	>	
sln_viznas_iot_bootstrap.map		Show in Local Terminal	\rightarrow	
G sources.mk > ► doc		Сору	Ctrl+C	
 Sin viznas iot elock oobe 			Ctrl+V	
sin_vizias_lot_elock_obbe	×	Delete	Delete	
		Move		
Uquickstart Panel 🗱 H= Variables 👁 Breakpoints		Rename	F2	lems 🖵 Console 🕺 🥅 Terminal 🖥
📷 MCUXpresso IDE - Quickstart P		Import		strap] ency serial_managery seria
Project: sln_viznas_iot_bootstrap [Debug]		Export		
 Create or import a project 		Build Project		ent/lists/generic list.c
New project		Refresh	F5	
Mart SDK example(s)	Ø	Run As	>	board.c
Import project(s) from file system	瘷	Debug As	>	clock_config.c
• Build your project		Profile As	>	
		Utilities	>	-
Build		Binary Utilities	>	Create hex
Clean		Tools	>	Create binary
• Debug your project 📧 🔻		Validate		Create S-Record
📩 🎋 Debug		Run C/C++ Code Analysis Team		Disassemble
* Terminate, Build and Debug				ELF Information
• Miscellaneous		Compare With	2	Size
Edit project settings		Replace With	>	
Edit project settings MCLIXprosso Config Tools>>		Properties	Alt+Enter	

Figure 59: Generating the srec

Create S-Record generates a ".s19" file, while our script requires ".srec" files. Simply right click on the s19 file generated in the previous step and rename it with the ".srec" file extension type.

sln_viznas_iot_bootstrap.s19	🔀 Rename	Resource			\times
	New na <u>m</u> e:	sln_viznas	_iot_bootstrap.srec		
	✓ Update <u>r</u>	eferences			
	<u>Open prefer</u>	rences			
MCUXpresso IDE - Quic Project: sln_viznas_iot_bootstrap [[
Create or import a project New project	Previ	e <u>w</u> >	OK	Cancel	

Figure 60: Changing File Type to srec

Continue to build the **bootloader_4343W** and **elock_oobe** in the usual way. Once these applications are built, it is necessary to generate a binary for both projects using the ".axf" which is created by default. Like the srec generated in the previous step, a binary can be generated by navigating to the **Debug** folder in both the **bootloader_4343W** and **elock_oobe** applications, right-clicking on the .axf file and clicking on **Binary Utilities -> Create Binary.** Once the required images have been created, copy the two binaries and srec into the **Ivaldi/Image_Binaries** package as shown here.

sln_viznas_iot_bootstrap.srec	10/6/2020 5:49 PM	SREC File	185 KB
sln_viznas_iot_bootloader.bin	10/6/2020 5:53 PM	BIN File	62 KB
sln_viznas_iot_elock_oobe.bin	10/6/2020 5:53 PM	BIN File	62 KB

Figure 61: "Image_Binaries" Expected Folder Contents

6.6.6 Generating Secure Binary

This section will describe the instructions for creating a secure binary in preparation for programming it into the flash of the device.

Navigate to the **Scripts/sln_viznas_iot_secure_boot/oem** folder and open the **secure_app.py** python script. Inside this file contains the path and the file names of the binaries that will be used to create the secure binary. The following figure shows these path definitions inside the **secure_app.py** script.

```
DEF_HAB_PATH = IMG_DIR + "/sln_viznas_iot_bootstrap.srec"
DEF_HAB_PATH = IMG_DIR + "/sln_viznas_iot_bootloader.bin"
DEF_HAB_PATH = IMG_DIR + "/sln_viznas_iot_elock_oobe.bin
```

Figure 62: Secure App File Names

NOTE: The binary for the bootloader MUST be named "sln_viznas_iot_bootloader" *NOT* "sln_viznas_iot_bootloader_4343W" or the above paths must be updated.

It's important to know that the file names that are in this file are the names the script will look for. If the files in your **Image_Binaries** folder differ, please change the names of the

files or modify the script to match. If the files do not match, unpredictable behavior will occur.

After aligning the files names under the **Image_Binaries** folder to those found in the script, run the **secure_app.py** script with the arguments corresponding to your desired setup:

WITH eXIP ENABLED:

"python3 secure_app.py"

or WITHOUT eXIP ENABLED:

"python3 secure_app.py -s"

The output of the script when run with eXIP is shown below:

```
(env) ivaldi_sln_viznas_iot/Scripts/sln_viznas_iot_secure_boot/oem $ python3 secure_app.py
Encrypting app image ...
SUCCESS: Created encrypted image.
Creating encrypted app file ...
SUCCESS: Created encrypted app file.
```

Figure 63: secure.py output for securing images

The output shows the combining of the images into one consolidated, secure image. Navigate to the **Image_Binaries** directory and locate the "**boot_crypt_image_production1v0.sb**" or "**boot_sign_image_production1v0.sb**" in the case of signed only. This will be used in a later section when flashing the device.

6.6.7 Preparing for Programming the Device

The following section describes the steps that need to be executed to ensure all the artifacts are available in preparation for programming the device. It is assumed that the section **Creating a Signing Entity** seen followed to generate a CA and Application certificate.

Copy all the file system generated files to the **Image_Binaries** folder within the Ivaldi root directory. The files that need to be copied are:

- app_crt.bin This is the public image signing certificate
- ca_crt.bin This is the public image CA certificate
- **fica_table.bin** This is the Flash Image Configuration Area generated when creating a signed bootloader and elock_oobe.

At this point, your Image_Binaries folder should look similar to the following:

sln_viznas_iot_bootstrap.srec	10/6/2020 5:49 PM	SREC File	185 KB
sln_viznas_iot_bootloader.bin	10/6/2020 5:53 PM	BIN File	62 KB
sln_viznas_iot_elock_oobe.bin	10/6/2020 5:53 PM	BIN File	62 KB
my_test_ca.app.a.bin	10/6/2020 5:53 PM	BIN File	62 KB
📄 fica_table.bin	10/6/2020 5:53 PM	BIN File	62 KB
my_test_ca.root.b.bin	10/6/2020 5:53 PM	BIN File	62 KB

Figure 64: "Image_Binaries" Content

6.6.8 Enabling and Programming the Signed and Encrypted Binaries

This section describes the usage of the "customer_prog_sec_app.py" script which flashes the signed image binary we created in the **Generating Secure Binary** section onto the kit.

The "customer_prog_sec_app.py" python script does several things.

- Runs the signed Flashloader for configuration
- Erase the current flash
- Programs the following:
 - Signed Bootstrap
 - Encrypted/Unencrypted bootloader and elock_oobe
 - Application image signing certificate
 - CA Image certificate
 - Device key and certificate

To execute the following steps, move the jumper J27, which is located on the top of the board into the "0" position.

Navigate to the **Scripts/sln_viznas_iot_secure_boot/manf** folder in the Ivaldi root and run the following command based on your desired security configuration:


WITH eXIP ENABLED:

"python3 customer_prog_sec_app.py"

or WITHOUT eXIP ENABLED:

"python3 customer_prog_sec_app.py -s"

The following figure shows example output for the command if run with eXIP enabled:






Figure 65: Using "cust_prog_sec_app.py"

This will start the manufacturing process to bring a factory new device (empty flash) to a device running a signed bootstrap (HAB enabled) and encrypted bootloader and elock_oobe stored into flash.

If done correctly, the device will reset itself. One complete, the board will need to be unplugged and the boot jumper (J27) will need to be returned to its default "1" position.



PLEASE NOTE, THE LOCK_DEVICE.PY SHOULD ONLY BE USED IN PRODUCTION AS THIS DISABLES DEBUGGER ACCESS

7 Filesystem

The SLN-VIZNAS-IOT has implemented a custom file system to manage files on-chip. A custom file system is used because:

The device executes code from flash (**XiP**) which means it needs to read flash from RAM functions.

HyperFlash has 256 KB sector sizes which do not allow for the granularity of files.

Update in-place features have been added to allow the updating of a big sector without a costly (in time) erase.

Within Ivaldi, there is a script that converts any file into a filesystem-compatible binary file. Any file that gets programmed to the filesystem must first pass through this script. This script is called **file_format.py** and is located in **Scripts/sln_viznas_iot_utils**.




Figure 66: file_format.py Usage

8 Document Details

8.1 References

The following references are available to supplement this document:

Document/Link	Remark
http://www.nxp.com/MCUXpresso	MCUXpresso IDE Download
https://www.nxp.com/docs/en/user- guide/MCUXpresso_IDE_User_Guide.pdf	MCUXpresso IDE User Guide
https://www.nxp.com/docs/en/user- guide/SLN-VIZNAS-IOT-UG.pdf	SLN-VIZNAS-IOT User Guide
https://www.nxp.com/mcu-vision2	SLN-VIZNAS-IOT Home Page

Table 3: Reference Documents

8.2 Acronyms, Abbreviations, & Definitions

Acronym	leaning	(Definition)
FTDI	Future Technology Devices International	
GUI	Graphic User Interface	
IOT	Internet of Things	
IVT	Instruction Vector Table	
JTAG	Joint Test Action Group	
MANF	Manufacturer	
MCU	Microcontroller Unit	
MEMS	Micro-Electro-Mechanical System	
MSD	Mass Storage Device	
OEM	Original Equipment Manufacturer	
OTW	Over the Wire	
OTP	One Time Programmable	
ROM	Read Only Memory	
RTOS	Real-Time Operating System	
SDK	Software Development Kit	
UART	Universal asynchronous receiver-transmitter	

Table 4: Abbreviations and Definitions

8.3 Revision History

Date	Version	Details of Change	Author	Reviewers
11/4/20	Production 1.2	Added Clock Drive Strength Section and fix to the Open Boot Programming section	Cooper Carnahan	NXP
10/28/20	Production 1.1	Minor Corrections	Cooper Carnahan	NXP
10/13/20	Production 1.0	Initial Version	Cooper Carnahan	NXP

Table 5: Revision History

How to Reach Us:

Home Page:

www.nxp.com

Web Support:

www.nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: www.nxp.com/SalesTermsandConditions.





SLN-VIZNAS-IOT Developer's Guide, Rev. 1.2, 11/2020

NXP Semiconductors

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Development Boards & Kits - ARM category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

SAFETI-HSK-RM48 PICOHOBBITFL CC-ACC-MMK-2443 TWR-MC-FRDMKE02Z EVALSPEAR320CPU EVB-SCMIMX6SX MAX32600-KIT# TMDX570LS04HDK TXSD-SV70 OM13080UL EVAL-ADUC7120QSPZ OM13082UL TXSD-SV71 YGRPEACHNORMAL OM13076UL PICODWARFFL YR8A77450HA02BG 3580 32F3348DISCOVERY ATTINY1607 CURIOSITY NANO PIC16F15376 CURIOSITY NANO BOARD PIC18F47Q10 CURIOSITY NANO VISIONSTK-6ULL V.2.0 80-001428 DEV-17717 EAK00360 YR0K77210B000BE RTK7EKA2L1S00001BE MAX32651-EVKIT# SLN-VIZN-IOT LV18F V6 DEVELOPMENT SYSTEM READY FOR AVR BOARD READY FOR PIC BOARD READY FOR PIC (DIP28) EVB-VF522R3 AVRPLC16 V6 PLC SYSTEM MIKROLAB FOR AVR XL MIKROLAB FOR PIC L MINI-AT BOARD - 5V MINI-M4 FOR STELLARIS MOD-09.Z BUGGY + CLICKER 2 FOR PIC32MX + BLUETOOT 1410 LETS MAKE PROJECT PROGRAM. RELAY PIC LETS MAKE - VOICE CONTROLLED LIGHTS LPC-H2294 DSPIC-READY2 BOARD DSPIC-READY3 BOARD MIKROBOARD FOR ARM 64-PIN MIKROLAB FOR AVR