## DATA SHEET

## TDA8002C IC card interface

## FEATURES

- Single supply voltage interface (3.3 or 5 V environment)
- Low-power sleep mode
- Three specific protected half-duplex bidirectional buffered I/O lines
- $\mathrm{V}_{\mathrm{CC}}$ regulation $5 \mathrm{~V} \pm 5 \%$ or $3 \mathrm{~V} \pm 5 \%$, $\mathrm{I}_{\mathrm{CC}}<55 \mathrm{~mA}$ for $\mathrm{V}_{\mathrm{DD}}=3.0$ to 6.5 V , with controlled rise and fall times
- Thermal and short-circuit protections with current limitations
- Automatic ISO 7816 activation and deactivation sequences
- Enhanced ESD protections on card side ( $>6 \mathrm{kV}$ )
- Clock generation for the card up to 12 MHz with synchronous frequency changes
- Clock generation up to 20 MHz (external clock)
- Synchronous and asynchronous cards (memory and smart cards)
- ISO 7816, GSM11.11 compatibility and EMV (Europay, MasterCard® and Visa) compliant
- Step-up converter for $\mathrm{V}_{\mathrm{Cc}}$ generation
- Supply supervisor for spikes elimination and emergency deactivation
- Chip select input for easy use of several TDA8002Cs in parallel.


## APPLICATIONS

IC card readers for:

- GSM applications
- Banking
- Electronic payment
- Identification
- Pay TV
- Road tolling.


## GENERAL DESCRIPTION

The TDA8002C is a complete low-power analog interface for asynchronous and synchronous cards. It can be placed between the card and the microcontroller. It performs all supply, protection and control functions. It is directly compatible with ISO 7816, GSM11.11 and EMV specifications.

## ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |  |
| :--- | :--- | :--- | :--- | :---: |
|  | MARKING | NAME | DESCRIPTION | VERSION |
| TDA8002CT/A/C1 | TDA8002CT/A | SO28 | plastic small outline package; 28 leads; body width <br> 7.5 mm | SOT136-1 |
| TDA8002CT/B/C1 | TDA8002CT/B |  |  |  |
| TDA8002CT/C/C1 | TDA8002CT/C |  | LQFP32 | plastic low profile quad flat package; 32 leads; <br> body $5 \times 5 \times 1.4 \mathrm{~mm}$ |
| TDA8002CG/C1 | TDA8002C | SOT401-1 |  |  |

## IC card interface

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage |  | 3.0 | - | 6.5 | V |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{lp})}$ | supply current | low-power | - | - | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD} \text { (idle) }}$ | supply current | Idle mode; $\mathrm{f}_{\text {cLKKUu }}=10 \mathrm{MHz}$ | - | - | 5 | mA |
| $\mathrm{I}_{\mathrm{DD} \text { (active) }}$ | supply current | $\begin{aligned} & \text { active mode; } \mathrm{V}_{\mathrm{CC}(\mathrm{O})}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{CLKOUT}}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{CLK}}=\mathrm{LOW} ; \mathrm{I}_{\mathrm{CC}}=100 \mu \mathrm{~A} \\ & \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz} ; \mathrm{I}_{\mathrm{CC}}=10 \mathrm{~mA} \\ & \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz} ; \mathrm{I}_{\mathrm{CC}}=55 \mathrm{~mA} \end{aligned}$ | $\left\lvert\, \begin{aligned} & - \\ & - \\ & - \end{aligned}\right.$ |  | $\begin{array}{\|l} 8 \\ 50 \\ 140 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  | $\begin{aligned} & \hline \text { active mode; } \mathrm{V}_{\mathrm{CC}(\mathrm{O})}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{CLKOUT}}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{CLK}}=\mathrm{LOW} ; \mathrm{I}_{\mathrm{CC}}=100 \mu \mathrm{~A} \\ & \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz} ; \mathrm{I}_{\mathrm{CC}}=10 \mathrm{~mA} \\ & \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz} ; \mathrm{I}_{\mathrm{CC}}=55 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{array}{\|l} 8 \\ 50 \\ 140 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Card supply |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}(0)}$ | output voltage | $\begin{gathered} \text { active mode for } \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \mathrm{I}_{\mathrm{CC}}<55 \mathrm{~mA} ; \mathrm{DC} \text { load } \\ \mathrm{I}_{\mathrm{CC}}=40 \mathrm{nAs} ; \mathrm{AC} \text { load } \\ \hline \end{gathered}$ | $\begin{array}{\|l} 4.6 \\ 4.6 \end{array}$ | $\left.\right\|_{-} ^{-}$ | $\begin{aligned} & 5.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  |  | $\begin{gathered} \hline \text { active mode for } \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ \mathrm{I}_{\mathrm{CC}}<55 \mathrm{~mA} ; \mathrm{DC} \text { load } \\ \mathrm{I}_{\mathrm{CC}}=40 \mathrm{nAs} ; \mathrm{AC} \text { load } \end{gathered}$ | $\begin{aligned} & 2.76 \\ & 2.76 \end{aligned}$ | $\mid-$ | $\begin{aligned} & 3.24 \\ & 3.24 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| General |  |  |  |  |  |  |
| $\mathrm{f}_{\text {CLK }}$ | card clock frequency |  | 0 | - | 12 | MHz |
| $\mathrm{t}_{\text {de }}$ | deactivation sequence duration |  | 60 | 80 | 100 | $\mu \mathrm{s}$ |
| $\mathrm{P}_{\text {tot }}$ | continuous total power dissipation <br> TDA8002CT/x <br> TDA8002CG | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=-25 \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=-25 \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | - | \|- | $\begin{array}{\|l\|} 0.56 \\ 0.46 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{W} \\ & \mathrm{~W} \end{aligned}$ |
| Tamb | ambient temperature |  | -25 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

IC card interface
TDA8002C

## BLOCK DIAGRAM



Fig. 1 Block diagram.

PINNING

| SYMBOL | PIN |  |  |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TYPE <br> CT/A | $\begin{aligned} & \text { TYPE } \\ & \text { СТ/В } \end{aligned}$ | TYPE CT/C | $\begin{array}{\|c} \text { TYPE } \\ \text { CG } \end{array}$ |  |  |
| XTAL1 | 1 | 1 | 1 | 30 | I | crystal connection or input for external clock |
| XTAL2 | 2 | 2 | 2 | 31 | 0 | crystal connection |
| I/OUC | 3 | 3 | 3 | 32 | I/O | data I/O line to and from microcontroller |
| AUX1UC | 4 | 4 | 4 | 1 | I/O | auxiliary line 1 to and from microcontroller for synchronous applications |
| AUX2UC | 5 | - | - | 2 | I/O | auxiliary line 2 to and from microcontroller for synchronous applications |
| CS | - | 5 | 5 | 3 | I | chip select control input for enabling pins I/OUC, AUX1UC, AUX2UC, CLKSEL, CLKDIV1, CLKDIV2, STROBE, CV/TV, CMDVCC, RSTIN, $\overline{O F F}$ and MODE; note 1 |
| ALARM | 6 | 6 | 6 | 4 | 0 | open drain PMOS reset output for microcontroller (active HIGH) |
| CLKSEL | 7 | 7 | 7 | 5 | I | control input signal for CLK (LOW = XTAL oscillator; HIGH = STROBE input) |
| CLKDIV1 | 8 | 8 | 8 | 6 | I | control input with CLKDIV2 for choosing CLK frequency |
| CLKDIV2 | 9 | 9 | 9 | 7 | 1 | control input with CLKDIV1 for choosing CLK frequency |
| STROBE | 10 | 10 | 10 | 8 | 1 | external clock input for synchronous applications |
| CLKOUT | 11 | 11 | 11 | 9 | O | clock output (see Table 1) |
| DGND1 | 12 | 12 | 12 | 10 | supply | digital ground 1 |
| AGND | 13 | 13 | 13 | 11 | supply | analog ground |
| S2 | 14 | 14 | 14 | 12 | I/O | capacitance connection for voltage doubler |
| $\mathrm{V}_{\text {DDA }}$ | 15 | 15 | 15 | 13 | supply | analog supply voltage |
| S1 | 16 | 16 | 16 | 14 | I/O | capacitance connection for voltage doubler |
| VUP | 17 | 17 | 17 | 15 | I/O | output of voltage doubler |
| I/O | 18 | 18 | 18 | 16 | I/O | data I/O line to and from card |
| AUX2 | 19 | - | - | 17 | I/O | auxiliary I/O line to and from card |
| $\overline{\text { PRES }}$ | 20 | 19 | 19 | 18 | I | card input presence contact (active LOW) |
| PRES | - | 20 | - | - | I | active HIGH card input presence contact |
| CV/TV | - | - | 20 | 19 | 1 | card voltage selection input line (high = 5 V, low = 3 V ); note 1 |
| AUX1 | 21 | 21 | 21 | 20 | I/O | auxiliary I/O line to and from card |
| CLK | 22 | 22 | 22 | 21 | 0 | clock to card output (C3I) (see Table 1) |
| RST | 23 | 23 | 23 | 22 | 0 | card reset output (C2I) |
| $\mathrm{V}_{\text {CC }}$ | 24 | 24 | 24 | 23 | 0 | supply for card (C1I) |
| $\overline{\text { CMDVCC }}$ | 25 | 25 | 25 | 24 | 1 | start activation sequence input from microcontroller (active LOW) |
| RSTIN | 26 | 26 | 26 | 25 | 1 | card reset input from microcontroller |
| $\overline{\text { OFF }}$ | 27 | 27 | 27 | 26 | 0 | open-drain NMOS interrupt output to microcontroller (active LOW) |


| SYMBOL | PIN |  |  |  | I/O |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
|  | TYPE <br> CT/A | TYPE <br> CT/B | TYPE <br> CT/C | TYPE <br> CG |  |  |
|  | 28 | 28 | 28 | 27 | I | operating mode selection input (HIGH = normal; LOW = sleep) |
| V $_{\text {DDD }}$ | - | - | - | 28 | supply | digital supply voltage |
| DGND2 | - | - | - | 29 | supply | digital ground 2 |

## Note

1. A pull-up resistor of $100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{DD}}$ is integrated.


Fig. 2 Pin configuration (TDA8002CT/A).


Fig. 3 Pin configuration (TDA8002CT/B).


Fig. 4 Pin configuration (TDA8002CT/C).


Fig. 5 Pin configuration (TDA8002CG).

## FUNCTIONAL DESCRIPTION

## Power supply

The supply pins for the chip are $V_{D D A}, V_{D D D}$, AGND, DGND1 and DGND2. $\mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\mathrm{DDD}}$ (i.e. $\mathrm{V}_{\mathrm{DD}}$ ) should be in the range of 3.0 to 6.5 V . All card contacts remain inactive during power-up or power-down.

On power-up, the logic is reset by an internal signal. The sequencer is not activated until $V_{D D}$ reaches $V_{\text {th2 }}+V_{\text {hys2 }}$ (see Fig.6). When $V_{D D}$ falls below $V_{\text {th2 }}$, an automatic deactivation sequence of the contacts is performed.

## Chip selection

The chip select pin (CS) allows the use of several TDA8002Cs in parallel.

When CS is HIGH, the pins RSTN, CMDVCC, MODE, CV/TV, CLKDIV1, CLKDIV2, CLKSEL and STROBE control the chip, pins I/OUC, AUX1UC and AUX2UC are the copy of I/O, AUX1 and AUX2 when enabled (with integrated $20 \mathrm{k} \Omega$ pull-up resistors connected to $\mathrm{V}_{\mathrm{DD}}$ ) and OFF is enabled.

When CS goes LOW, the levels on pins RSTIN, CMDVCC, MODE, CV/TV, CLKDIV1, CLKDIV2 and STROBE are internally latched, I/OUC, AUX1UC and AUX2UC go to high-impedance with respect to I/O, AUX1 and AUX2 (with integrated $100 \mathrm{k} \Omega$ pull-up resistors connected to $\mathrm{V}_{\mathrm{DD}}$ ) and $\overline{\mathrm{OFF}}$ is high-impedance.

## Supply voltage supervisor ( $\mathrm{V}_{\mathrm{DD}}$ )

This block surveys the $\mathrm{V}_{\mathrm{DD}}$ supply. A defined retriggerable pulse of 10 ms minimum ( $\mathrm{t} w$ ) is delivered on the ALARM output during power-up or power-down of $\mathrm{V}_{\mathrm{DD}}$ (see Fig.6). This signal is also used for eliminating the spikes on card contacts during power-up or power-down.

When $\mathrm{V}_{\mathrm{DD}}$ reaches $\mathrm{V}_{\text {th2 }}+\mathrm{V}_{\text {hys2 }}$, an internal delay ( $\mathrm{t}_{\mathrm{w}}$ ) is started. The ALARM output is active until this delay has expired. When $\mathrm{V}_{\mathrm{DD}}$ falls below $\mathrm{V}_{\text {th2 }}$, ALARM is activated and a deactivation sequence of the contacts is performed.

## Clock circuitry

The TDA8002C supports both synchronous and asynchronous cards. There are three methods to clock the circuitry:

- Apply a clock signal to pin STROBE
- Use of an internal RC oscillator
- Use of a quartz oscillator which should be connected between pins XTAL1 and XTAL2 or an external clock applied on XTAL1.

When CLKSEL is HIGH, the clock should be applied to the STROBE pin. When CLKSEL is LOW, the internal oscillators is used.

When an internal clock is used, the clock output is available on pin CLKOUT. The RC oscillator is selected by making CLKDIV1 HIGH and CLKDIV2 LOW. The clock output to the card is available on pin CLK. The frequency of the card clock can be the input frequency divided by 2 or 4, STOP low or 1.25 MHz , depending on the states of CLKDIV1 or CLKDIV2 (see Table 1).

When STROBE is used for entering the clock to a synchronous card, STROBE should remain stable during activation sequence otherwise the first pulse may be omitted.

Do not change CLKSEL during activation. When in low-power (sleep) mode, the internal oscillator frequency which is available on pin CLKOUT is lowered to approximately 16 kHz for power economy purposes.


Fig. 6 ALARM as a function of $\mathrm{V}_{\mathrm{DD}}$ (tw pulse width minimum of 10 ms ).


Fig. 7 Chip select

## IC card interface

Table 1 Clock circuitry definition

| MODE | CLKSEL | CLKDIV1 | CLKDIV2 | FREQUENCY OF <br> CLK | FREQUENCY OF <br> CLKOUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH | LOW | HIGH | LOW | $1 / 2 \mathrm{f}_{\text {int }}$ | $1 / 2 \mathrm{f}_{\text {int }}$ |
| HIGH | LOW | LOW | LOW | $1 / 4 \mathrm{f}_{\text {xtal }}$ | $\mathrm{f}_{\mathrm{xtal}}$ |
| HIGH | LOW | LOW | HIGH | $1 / 2 \mathrm{f}_{\mathrm{xtal}}$ | $\mathrm{f}_{\text {xtal }}$ |
| HIGH | LOW | HIGH | HIGH | STOP low | $\mathrm{f}_{\text {xtal }}$ |
| HIGH | HIGH | $\mathrm{X}^{(1)}$ | $\mathrm{X}^{(1)}$ | STROBE | $\mathrm{f}_{\text {xtal }}$ |
| LOW $^{(2)}$ | $\mathrm{X}^{(1)}$ | $\mathrm{X}^{(1)}$ | $\mathrm{X}^{(1)}$ | STOP low | $1 / 2 \mathrm{f}_{\text {int }}(3)$ |

## Notes

1. $X=$ don't care.
2. In low-power mode.
3. $f_{\text {int }}=32 \mathrm{kHz}$ in low-power mode.

## I/O circuitry

The three I/O transceivers are identical. The state is HIGH for all I/O pins (i.e. I/O, I/OUC, AUX1, AUX1UC, AUX2 and AUX2UC). Pin I/O is referenced to $\mathrm{V}_{\mathrm{CC}}$ and pin I/OUC to $V_{D D}$, thus ensuring proper operation in the event that $V_{C C} \neq V_{D D}$.
The first side on which a falling edge is detected becomes a master (input). An anti-latch circuitry first disables the detection of the falling edge on the other side, which becomes slave (output), see Fig.8.
After a delay time $\mathrm{t}_{\mathrm{d}}$ (between 50 and 400 ns ), the logic 0 present on the master side is transferred on the slave side.

When the input is back to HIGH level, a current booster is turned on during the delay $t_{d}$ on the output side and then both sides are back to their idle state, ready to detect the next logic 0 on any side.

In the event of a conflict, both lines may remain LOW until the software enables the lines to be HIGH. The anti-latch circuitry ensures that the lines do not remain LOW if both sides return HIGH, regardless of the prior conditions. The maximum frequency on the lines is approximately 200 kHz.

When CS is HIGH, I/OUC, AUX1UC and AUX2UC are internally pulled-up to $V_{D D}$ with $20 \mathrm{k} \Omega$ resistors. When CS is LOW, I/OUC, AUX1UC and AUX2UC are permanently HIGH (with integrated $100 \mathrm{k} \Omega$ pull-up resistors connected to $\mathrm{V}_{\mathrm{DD}}$ ).


Fig. 8 Master and slave signals.

## Logic circuitry

After power-up, the circuit has six possible states of operation. Figure 9 shows the state diagram.

## IDLE MODE

After reset, the circuit enters the idle mode. A minimum number of functions in the circuit are active while waiting for the microcontroller to start a session:

- All card contacts are inactive
- I/OUC, AUX1UC and AUX2UC are high-impedance
- Oscillator (XTAL) runs, delivering CLKOUT
- Voltage supervisor is active.


## LOW-POWER MODE

When pin MODE goes LOW, the circuit enters the low-power (sleep) mode. As long as pin MODE is LOW no activation is possible.

If pin MODE goes LOW in the active mode, a normal deactivation sequence is performed before entering the low-power mode. When pin MODE goes HIGH, the circuit enters the normal operating mode after a delay of at least 6 ms ( 96 cycles of CLKOUT). During this time the CLKOUT remains at 16 kHz .

- All card contacts are inactive
- Oscillator (XTAL) does not operate
- The $\mathrm{V}_{\mathrm{DD}}$ supervisor, ALARM output, card presence detection and OFF output remain functional
- Internal oscillator is slowed to 32 kHz , providing 16 kHz on CLKOUT.


## Active mode

When the activation sequence is completed, the TDA8002C will be in the active mode. Data is exchanged between the card and the microcontroller via the I/O lines.


Fig. 9 State diagram.

## IC card interface

## Activation sequence

From Idle mode, the circuit enters the activation mode when the microcontroller sets the CMDVCC line LOW or sets the MODE line HIGH when the CMDVCC line is already LOW. The internal circuitry is then activated, the internal clock is activated and an activation sequence is executed. When RST is enabled it becomes the inverse of RSTIN.

Figures 10 to 12 illustrate the activation sequence as follows:

1. Step-up converter is started $\left(\mathrm{t}_{1} \approx \mathrm{t}_{0}\right)$
2. $\mathrm{V}_{\mathrm{CC}}$ rises from 0 to 3 or $5 \mathrm{~V}\left(\mathrm{t}_{2}=\mathrm{t}_{1}+1 \frac{1}{2} \mathrm{~T}\right)$ (according to the state on pin CV/TV)
3. I/O, AUX1 and AUX2 are enabled and CLK is enabled $\left(t_{3}=t_{1}+4 T\right) ;$ I/O, AUX1 and AUX2 were forced LOW until this time
4. CLK is set by setting RSTIN to HIGH ( $\mathrm{t}_{4}$ )
5. RST is enabled ( $t_{5}=t_{1}+7 T$ ); after $t_{5}$, RSTIN has no further action on CLK, but is only controlling RST.
The value of $\mathrm{V}_{\mathrm{CC}}$ ( 5 or 3 V ) must be selected by the level on pin CV/TV before the activation sequence.


Fig. 10 Activation sequence using RSTIN and CMDVCC.


Fig. 11 Activation sequence using CMDVCC, CLKDIV1 and CLKDIV2 signals to enable CLK.


Fig. 12 Activation sequence for synchronous application.

## IC card interface

## Deactivation sequence

When a session is completed, the microcontroller sets the CMDVCC line to HIGH state or MODE line to LOW state. The circuit then executes an automatic deactivation sequence by counting the sequencer down and thus end in the Idle mode.

Figures 13 and 14 illustrate the deactivation sequence as follows:

1. RST goes LOW ( $t_{11} \approx t_{10}$ )
2. CLK is stopped $\left(t_{12}=t_{11}+1 / 2 T\right)$
3. $I / O, A U X 1$ and AUX2 fall to zero $\left(t_{13}=t_{11}+T\right)$
4. $V_{C C}$ falls to zero $\left(t_{14}=t_{11}+1 \frac{1}{2} T\right)$; a special circuit ensures that $\mathrm{I} / \mathrm{O}$ remains below $\mathrm{V}_{\mathrm{CC}}$ during the falling slope of $\mathrm{V}_{\mathrm{CC}}$
5. VUP falls $\left(t_{15}=t_{11}+5 T\right)$.


Fig. 13 Deactivation sequence

## IC card interface

## Fault detection

The following fault conditions are monitored by the circuit:

- Short-circuit or high current on $\mathrm{V}_{\mathrm{CC}}$
- Removing card during transaction
- $V_{D D}$ dropping
- Overheating.

When one or more of these faults are detected, the circuit pulls the interrupt line $\overline{\text { OFF }}$ to its active LOW state and a deactivation sequence is initiated. In the event that the card is present the interrupt line OFF is set to HIGH state when the microcontroller has reset the CMDVCC line HIGH (after completion of the deactivation sequence). In the event that the card is not present OFF remains LOW.


Fig. 14 Emergency deactivation sequence.

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); note 1.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDD }}$ | digital supply voltage |  | -0.3 | +6.5 | V |
| $\mathrm{V}_{\text {DDA }}$ | analog supply voltage |  | -0.3 | +6.5 | V |
| $\mathrm{V}_{\text {CC }}$ | card supply voltage pins; XTAL1, XTAL2, ALARM, CS, MODE, RSTIN, CLKSEL, AUX2UC, AUX1UC, CLKDIV1, CLKDIV2, CLKOUT, STROBE, $\overline{C M D V C C}, ~ C V / \overline{T V}$ and $\overline{\text { OFF }}$ |  | -0.3 | +6.5 | V |
| $\mathrm{V}_{\mathrm{i} \text { (card) }}$ | input voltage on card contact pins; I/O, AUX2, $\overline{\text { PRES, PRES, AUX1, CLK, }}$ RST and $V_{C C}$ |  | -0.3 | +6.5 | V |
| $\mathrm{V}_{\text {es }}$ | electrostatic handling voltage on pins I/O, AUX2, PRES, PRES, AUX1, CLK, RST and $\mathrm{V}_{\mathrm{Cc}}$ on all other pins |  | $\left\lvert\, \begin{aligned} & -6 \\ & -2 \end{aligned}\right.$ | $\begin{aligned} & +6 \\ & +2 \end{aligned}$ | kV <br> kV |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {tot }}$ | continuous total power dissipation TDA8002CT/x <br> TDA8002CG | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=-25 \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=-25 \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\mid-$ | $\begin{array}{l\|l} 0.56 \\ 0.46 \end{array}$ | $\begin{aligned} & \mathrm{W} \\ & \mathrm{~W} \end{aligned}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature |  | -25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | 150 | ${ }^{\circ} \mathrm{C}$ |

## Note

1. Stress beyond these levels may cause permanent damage to the device. This is a stress rating only and functional operation of the device under this condition is not implied.

## HANDLING

Every pin withstands the ESD test according to MIL-STD-883C class 3 for card contacts, class 2 for the remaining. Method 3015 (HBM $1500 \Omega, 100 \mathrm{pF}) 3$ positive pulses and 3 negative pulses on each pin with respect to ground.

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {th(j-a) }}$ | thermal resistance from junction to ambient | in free air |  |  |
|  | SOT136-1 |  | 70 | K/W |
|  | SOT401-1 |  | 91 | K/W |

## IC card interface

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{f}_{\mathrm{xtal}}=10 \mathrm{MHz}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $V_{\text {DD }}$ | supply voltage |  | 3 | - | 6.5 | V |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{lp})}$ | supply current | low-power mode | - | - | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD} \text { (idle) }}$ | supply current | Idle mode; $\mathrm{f}_{\text {CLKOUT }}=10 \mathrm{MHz}$ | - | - | 5 | mA |
| $\mathrm{I}_{\mathrm{DD} \text { (active) }}$ | supply current | $\begin{aligned} & \text { active mode; } \mathrm{V}_{\mathrm{CC}(\mathrm{O})}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{CLKOUT}}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{CLK}}=\mathrm{LOW} ; \mathrm{I}_{\mathrm{CC}}=100 \mu \mathrm{~A} \\ & \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz} ; \mathrm{I}_{\mathrm{CC}}=10 \mathrm{~mA} \\ & \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz} ; \mathrm{I}_{\mathrm{CC}}=55 \mathrm{~mA} \end{aligned}$ | $\left.\right\|_{-} ^{-}$ |  | $\begin{aligned} & 8 \\ & 50 \\ & 140 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  | $\begin{aligned} & \text { active mode; } \mathrm{V}_{\mathrm{CC}(\mathrm{O})}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{CLKOUT}}=10 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{CLK}}=\mathrm{LOW} ; \mathrm{I}_{\mathrm{CC}}=100 \mu \mathrm{~A} \\ & \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz} ; \mathrm{I}_{\mathrm{CC}}=10 \mathrm{~mA} \\ & \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz} ; \mathrm{I}_{\mathrm{CC}}=55 \mathrm{~mA} \end{aligned}$ |  | - | $\begin{aligned} & 8 \\ & 50 \\ & 140 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {th2 }}$ | threshold voltage on $V_{D D}$ for voltage supervisor | falling | 2.2 | - | 2.4 | V |
| $\mathrm{V}_{\text {hys2 }}$ | hysteresis on $\mathrm{V}_{\text {th2 }}$ |  | 50 | 100 | 150 | mV |
| Card supply |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}(0)}$ | output voltage | Idle mode | - | - | 0.3 | V |
|  |  | active mode $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{I}_{\mathrm{CC}}<55 \mathrm{~mA} ;$ <br> DC load <br> $I_{C C}=40 \mathrm{nAs} ; A C$ load $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \mathrm{I}_{\mathrm{CC}}<55 \mathrm{~mA} ;$ <br> DC load <br> $\mathrm{I}_{\mathrm{CC}}=24 \mathrm{nAs} ; A C$ load | $\begin{aligned} & 4.6 \\ & 4.6 \\ & 2.76 \\ & 2.76 \end{aligned}$ | $\left[\begin{array}{l} - \\ - \\ - \end{array}\right.$ | 5.4 <br> 5.4 <br> 3.24 <br> 3.24 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{ICC}(\mathrm{O})$ | output current | $\mathrm{V}_{\mathrm{CC}(\mathrm{O})}=$ from 0 to 5 or 3 V | - | - | 55 | mA |
|  |  | $\mathrm{V}_{\text {CC }}$ short-circuited to ground | - | 200 | - | mA |
| SR | slew rate | rising or falling slope | 0.10 | 0.15 | 0.20 | $\mathrm{V} / \mathrm{\mu s}$ |
| Crystal connections (XTAL1 and XTAL2) |  |  |  |  |  |  |
| $\mathrm{C}_{\text {ext }}$ | external capacitors | note 1 | - | 15 | - | pF |
| $\mathrm{f}_{\text {xtal }}$ | resonance frequency | note 2 | 2 | - | 24 | MHz |

IC card interface
TDA8002C

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data lines |  |  |  |  |  |  |
| General |  |  |  |  |  |  |
| $\mathrm{t}_{\text {d(edge) }}$ | delay between falling edge of I/O, AUX1, AUX2, I/OUC, AUX1UC and AUX2UC |  | - | - | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | rise and fall times | $\mathrm{C}_{\mathrm{i}}=\mathrm{C}_{0}=30 \mathrm{pF}$ | - | - | 0.5 | $\mu \mathrm{s}$ |
| $\mathrm{f}_{1 / \mathrm{O}(\text { max })}$ | maximum frequency on data lines |  | - | - | 200 | kHz |
| Data lines I/O, AUX1 AND AUX2 (With $10 \mathrm{k} \Omega$ PULL-UP RESISTOR CONNECTED TO $\mathrm{V}_{\text {CC }}$ ) |  |  |  |  |  |  |
| V | output voltage | Idle and low-power modes | 0 | - | 0.3 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage on data lines | $\mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}$ | $0.8 \mathrm{~V}_{\text {CC }}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage on data lines | $\mathrm{I}_{/ / \mathrm{O}}=1 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage on data lines |  | $0.6 \mathrm{~V}_{\text {CC }}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage on data lines |  | 0 | - | 0.5 | V |
| $V_{\text {idle }}$ | voltage on data lines outside a session |  | - | - | 0.4 | V |
| $\mathrm{R}_{\mathrm{pu}}$ | internal pull-up resistance between data lines and $V_{C C}$ |  | 8 | 10 | 12 | k $\Omega$ |
| $\mathrm{l}_{\text {edge }}$ | current from data lines when active pull-up is active |  | - | 1 | - | mA |
| IIL | LOW-level input current on data lines | $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | - | - | -600 | $\mu \mathrm{A}$ |
| IIH | HIGH-level input current on data lines | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Data lines I/OUC, AUX1UC and AUX2UC (with $20 \mathrm{k} \Omega$ PULl-UP RESISTOR CONNECTED TO $\mathrm{V}_{\text {DD }}$ WHEN CS is HIGH and $100 \mathrm{~K} \Omega$ WHEN CS IS LOW) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage on data lines | $\mathrm{l}_{\mathrm{OH}}=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}-1$ | - | $\mathrm{V}_{\mathrm{DD}}+0.2$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage on data lines | $\mathrm{I}_{/ / \text {OUC }}=1 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage on data lines |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage on data lines |  | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{Z}_{\text {idle }}$ | impedance on data lines outside a session |  | 10 | - | - | $\mathrm{M} \Omega$ |
| ALARM and OFF when connected (open-drain outputs) |  |  |  |  |  |  |
| $\mathrm{I}_{\text {OH(OFF) }}$ | HIGH-level output current on pin OFF | $\mathrm{V}_{\mathrm{OH}(\mathrm{OFF})}=5 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |

IC card interface

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL(OFF) }}$ | LOW-level output voltage on pin OFF | $\mathrm{l}_{\mathrm{OL}(\mathrm{OFF})}=2 \mathrm{~mA}$ | - | - | 0.4 | V |
| IOL(ALARM) | LOW-level output current on pin ALARM | $\mathrm{V}_{\text {OL(ALARM }}=0 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OH(ALARM) }}$ | HIGH-level output voltage on pin ALARM | $\mathrm{I}_{\mathrm{OH}(\mathrm{ALARM})}=-2 \mathrm{~mA}$ | $V_{D D}-1$ | - | - | V |
| tw | ALARM pulse width |  | 6 | - | 20 | ms |
| Clock output (CLKOUT; powered from $\mathrm{V}_{\mathrm{DD}}$ ) |  |  |  |  |  |  |
| $\mathrm{f}_{\text {CLKOUT }}$ | frequency on CLKOUT |  | 0 | - | 20 | MHz |
|  |  | low power | - | 16 | - | kHz |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | - | V |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | rise and fall times | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$; notes 3 and 4 | - | - | 8 | ns |
| $\delta$ | duty factor | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$; notes 3 and 4 | 40 | - | 60 | \% |
| Internal oscillator |  |  |  |  |  |  |
| $\mathrm{f}_{\text {int }}$ | frequency of internal oscillator | active mode | 2 | 2.5 | 3 | MHz |
|  |  | sleep mode | - | 32 | - | kHz |

## Card reset output (RST)

| $\mathrm{V}_{\mathrm{O}(\text { inact })}$ | output voltage | inactive modes | 0 | - | 0.3 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{d}(\mathrm{RST})}$ | delay between RSTIN and <br> RST | RST enabled | - | - | 100 | ns |
| $\mathrm{~V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{OL}}=200 \mu \mathrm{~A}$ | 0 | - | 0.3 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}-0.5$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | rise and fall times | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 0.5 | ns |

## Card clock output (CLK)

| $\mathrm{V}_{\mathrm{O}(\text { inact })}$ | output voltage | inactive modes | 0 | - | 0.3 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{OL}}=200 \mu \mathrm{~A}$ | 0 | - | 0.3 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}-0.5$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | rise and fall times | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} ;$ note 3 | - | - | 8 | ns |
| $\delta$ | duty factor | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} ;$ note 3 | 45 | - | 55 | $\%$ |
| SR | slew rate (rise and fall) |  | 0.2 | - | - | $\mathrm{V} / \mathrm{ns}$ |

## Strobe input (STROBE)

| $f_{\text {STROBE }}$ | frequency on STROBE |  | 0 | - | 10 | MHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Logic inputs (CLKSEL, CLKDIV1, CLKDIV2, MODE, CMDVCC and RSTIN); note 5 |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |


| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic inputs (CV/TV and CS) (Integrated $10 \mathrm{k} \Omega$ PULL-UP RESISTOR CONNECTED to $\mathrm{V}_{\text {dd }}$ ); note 5 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Logic inputs PRES and PRES; note 5 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| IIL (PRES) | LOW-level input current on pin PRES | $\mathrm{V}_{\mathrm{OL}}=0 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
| IIH (PRES) | HIGH-level input current on pin PRES |  | - | - | 10 | $\mu \mathrm{A}$ |
| Protections |  |  |  |  |  |  |
| $\mathrm{T}_{\text {sd }}$ | shut-down local temperature |  | - | 135 | - | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{CC} \text { (sd) }}$ | shut-down current at $\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 90 | mA |
| Timing |  |  |  |  |  |  |
| tact | activation sequence duration | guaranteed by design; see Fig. 12 | - | 180 | 220 | $\mu \mathrm{s}$ |
| $t_{\text {de }}$ | deactivation sequence duration | guaranteed by design; see Fig. 14 | 50 | 70 | 100 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{3}$ | start of the window for sending CLK to the card | see Figs 10 and 11 | - | - | 130 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{5}$ | end of the window for sending CLK to the card | see Fig. 11 | 150 | - | - | $\mu \mathrm{s}$ |
| $t_{\text {IS }}$ | time from input to select |  | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{sI}}$ | time from select to input |  | 1000 | - | - | ns |
| $\mathrm{t}_{\mathrm{ID}}$ | time from input to deselect |  | 1000 | - | - | ns |
| $\mathrm{t}_{\mathrm{DI}}$ | time from deselect to input |  | 100 | - | - | ns |
| $\mathrm{t}_{\text {SL }}$ | time from select to low impedance |  | - | - | 40 | ns |
| $t_{D Z}$ | time from deselect to high impedance | pull-up resistor at pin $\overline{\mathrm{OFF}}=10 \mathrm{k} \Omega ; 1$ device | - | - | 6 | ns |
|  |  | 2 devices in parallel | - | - | 3 | ns |
| $\mathrm{tr}_{\text {(max }}$ | maximum rise time on pin CS |  | - | - | 100 | ns |
| $t_{\text {f( }}^{\text {max }}$ ) | maximum fall time on pin CS |  | - | - | 100 | ns |

## Notes

1. It may be necessary to connect capacitors from XTAL1 and XTAL2 to ground depending on the choice of crystal or resonator.
2. When the oscillator is stopped in mode 1, XTAL1 is set to HIGH.
3. The transition time and duty cycle definitions are shown in Fig.15; $\delta=\frac{t_{1}}{t_{1}+t_{2}}$
4. CLKOUT transition time and duty cycle do not need to be tested.
5. $\overline{\text { PRES }}$ and CMDVCC are active LOW; RSTIN, PRES and CS are active HIGH.


Fig. 15 Definition of transition times.



TDA8002C should be placed as close as possible to the card reader.
(1) Contact normally open.
(2) C 3 close to pin $\mathrm{V}_{\mathrm{CC}}$ of TDA8002C.
(3) C 4 close to C 1 contact of card reader.
(4) C5 close to VUP pin of TDA8002C.

CLK line may be shielded with respect to other lines.
(5) C 6 as close as possible to pins S 1 and S 2 .

Decoupling capacitors C7, C8 and C9 may be placed as close as possible to pin $V_{\text {DDA }}$ A good ground plane is recommended.

Fig. 17 Application diagram (for more details, see "Application note AN98054").

## PACKAGE OUTLINES

SO28: plastic small outline package; 28 leads; body width 7.5 mm
SOT136-1


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $\mathrm{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.30 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 18.1 \\ & 17.7 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & \hline 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.9 \\ & 0.4 \end{aligned}$ | $8^{\circ}$ |
| inches | 0.10 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.71 \\ & 0.69 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.050 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ | $0^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT136-1 | $075 E 06$ | MS-013AE |  |  | $-95-01-24$ |  |



DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{D}}$ | $\mathrm{HE}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | v | w | y | $Z_{D}{ }^{(1)}$ | $Z_{E}{ }^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.60 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.3 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.27 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 0.18 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 4.9 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 4.9 \end{aligned}$ | 0.5 | $\begin{aligned} & 7.15 \\ & 6.85 \end{aligned}$ | $\begin{aligned} & 7.15 \\ & 6.85 \end{aligned}$ | 1.0 | $\begin{aligned} & 0.75 \\ & 0.45 \end{aligned}$ | 0.2 | 0.12 | 0.1 | $\begin{aligned} & 0.95 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & 0.95 \\ & 0.55 \end{aligned}$ | 7 $0^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT401-1 |  |  |  | $\square$ ¢ | $\begin{aligned} & 95-12-19 \\ & 97-08-04 \end{aligned}$ |

## SOLDERING

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from
215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferable be kept below $230^{\circ} \mathrm{C}$.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

## Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE | SOLDERING METHOD |  |
| :---: | :---: | :---: |
|  | WAVE | REFLOW ${ }^{(1)}$ |
| BGA, SQFP <br> HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS <br> PLCC ${ }^{(3)}$, SO, SOJ <br> LQFP, QFP, TQFP <br> SSOP, TSSOP, VSO | not suitable <br> not suitable ${ }^{(2)}$ <br> suitable <br> not recommended ${ }^{(3)(4)}$ <br> not recommended ${ }^{(5)}$ | suitable <br> suitable <br> suitable <br> suitable <br> suitable |

## Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |
| Application information | Where application information is given, it is advisory and does not form part of the specification. |

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## Philips Semiconductors - a worldwide company

Argentina: see South America
Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 29704 8141, Fax. +61 297048139
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160101 1248, Fax. +431601011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 17220 0733, Fax. +375 172200773
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359268 9211, Fax. +3592689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800234 7381, Fax. +1 8009430087
China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +453329 3333, Fax. +4533293905
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +3589615 800, Fax. +35896158 0920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300

## Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22493 8541, Fax. +91 224930966
Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, J. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 217940040 ext. 2501, Fax. +62 217940080
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23-20052 MONZA (MI),
Tel. +39 039203 6838, Fax +39 0392036800
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +8133740 5130, Fax. +81 337405057
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2709 1412, Fax. +82 27091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800234 7381, Fax +9-5 8009430087
Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 4027 82785, Fax. +31 402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +472274 8000, Fax. +47 22748341
Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: AI.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. +48 225710 000, Fax. +48 225710001
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095755 6918, Fax. +7 0957556919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11471 5401, Fax. +27 114715398
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118212382
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93301 6312, Fax. +34 933014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 85985 2000, Fax. +46 859852745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +4114882741 Fax. +4114883263
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 22134 2886, Fax. +886 221342874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2745 4090, Fax. +66 23980793
Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 2881260 Umraniye, ISTANBUL, Tel. +90 216522 1500, Fax. +90 2165221813
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380 442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 208730 5000, Fax. +44 2087548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800234 7381, Fax. +18009430087
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 1162 5344, Fax.+381 11635777

For all other countries apply to: Philips Semiconductors,
Internet: http://www.semiconductors.philips.com
International Marketing \& Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 402724825

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for I/O Controller Interface IC category:

## Click to view products by NXP manufacturer:

Other Similar products are found below :
CYDMX128B16-65BVXI DSL5110 SR1TY EC-GAV SCH5327B-NS SEC1210/PV-URT LPC47M287-NW SEC1210I-CN-02 CP2108-B02-GM LPC47M107S-MS LPC47M102S-MS 70M-OAC15A NCT6776D Z85C3010PSG Z84C4310AEG IS31IO7326-QFLS4-EB Z16C3010VEG JHL2210 S LL38 MAX5940CESA+ 84115502 SLO24IRA 84145010 20LPCV2415 84130108 SM-OAC5AR DS2483Q+T SEC1210I-CN-02-TR LPC47B277-MS JHL8010R S LMND KTI225V S LN9C JHL8040R S LMN6 CP2109-A01-GMR MCP2140A-ISS MCP2155-IP MCP2140A-ISO SNAP-AIMA-8 IAC5A Z84C1510AEG SCH5017-NW ODC5 TDA8026ET/C2,518 IAC5 CP2112-F02GMR CP2109-A01-GM LPC47M192-NW FDC37B787-NS FDC37C669-MS MCP2140-ISO 73S8009CN-32IM/F MAX14824GTG+ MAX14821ETG+

