

# CP3500AC52TE-FB2 Global Platform High Efficiency Rectifier

Input: 100-120/200-240 V<sub>ac</sub>; 3500W capable; Default set: ±52 V<sub>dc</sub> @;5 V<sub>dc</sub> @ 10W

#### **RoHS Compliant**



### **Description**

The CP3500AC52TE-FB Rectifier has an extremely wide programmable output voltage capability and fold-back current limiting features. High-density front-to-back airflow is designed for minimal space utilization and is highly expandable for future growth. This custom rectifier incorporates both RS485 and dual-redundant I<sup>2</sup>C communications busses that allow it to be used in a broad range of applications. Feature set flexibility makes this rectifier an excellent choice for a set of applications requiring operation over a wide output voltage range.

### **Applications**

Wide band power amplifiers

#### **Features**

- Efficiency exceeding 96% (meets 80+ Titanium)
- Compact 1RU form factor with 40 W/in<sup>3</sup> density
- 3500W from nominal 200-240V<sub>AC</sub>
- 1500W from nominal  $100 120V_{AC}$  for  $V_O > 52V_{DC}$
- Output voltage programmable from 18V 58V<sub>DC</sub>
- ON/OFF control of the main output
- Comprehensive input, output and overtemp. protection
- PMBus compliant dual I<sup>2</sup>C serial bus and RS485
- Precision measurement reporting such as input power consumption, input/output voltage & current
- Remote firmware upgrade capable
- Power factor correction (meets EN/IEC 61000-3-2 and EN 60555-2 requirements)

- Redundant, parallel operation with active load sharing
- Redundant +5V @ 2A Aux power
- Internally controlled Variable-speed fan
- Hot insertion/removal (hot plug)
- Four front panel LED indicators
- UL and cUL approved to UL/CSA<sup>†</sup>62368-1, TUV (EN62368-1), CE<sup>§</sup> Mark (for LVD) and CB Report available
- Special Foldback Curve
- Black faceplate
- Conformal coating
- RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compliant to REACH Directive (EC) No 1907/2006

 $<sup>^{\</sup>ast}\,$  UL is a registered trademark of Underwriters Laboratories, Inc.

<sup>&</sup>lt;sup>†</sup> CSA is a registered trademark of Canadian Standards Association.

<sup>&</sup>lt;sup>‡</sup> VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

<sup>&</sup>lt;sup>§</sup> This product is intended for integration into end-user equipment. All CE marking procedures of end-user equipment should be followed.

<sup>\*\*</sup> ISO is a registered trademark of the International Organization of Standards

 $<sup>^{</sup>st}$ The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)

<sup>&</sup>lt;sup>1</sup> At output voltages exceeding 52V<sub>DC</sub>



# **Technical Specifications**

### **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Symbol	Min	Max	Unit
Input Voltage : Continuous	V <sub>IN</sub>	0	264	$V_{AC}$
Operating Ambient Temperature <sup>2</sup>	T <sub>A</sub>	-10	75	°C
Storage Temperature	T <sub>stg</sub>	-40	85	°C
I/O Isolation voltage to Frame (100% factory Hi-pot tested)			1500	$V_{AC}$

### **Electrical Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage  $V_o$ = 52 $V_{DC}$ , resistive load, and temperature conditions.

INPUT					
Parameter	Symbol	Min	Тур	Max	Unit
Startup Voltage					
Low-line Operation		80	85	90	
High-line Operation				185	
Operating Voltage Range					
Low-line Configuration	$V_{IN}$	90	100 – 120	140	$V_{AC}$
High-line Configuration		185	200 - 240	265	
Voltage Swell (no damage)		275			
Turn OFF Voltage		75	80	85	
Hysteresis		5			
Frequency	F <sub>IN</sub>	47		66	Hz
Source Impedance (NEC allows 2.5% of source voltage			0.2		Ω
Operating Current; at 110V <sub>AC</sub>			15.5		
at 240V <sub>AC</sub>	I <sub>IN</sub>		16		A <sub>AC</sub>
Inrush Transient (220V <sub>RMS</sub> , 25°C, excluding X-Capacitor			25	40	۸
charging)	I <sub>IN</sub>		25	40	A <sub>PK</sub>
Idle Power (at 240V <sub>AC</sub> , 25°C) 52V OFF	$P_{IN}$		9		W
52V ON @ I <sub>o</sub> =0	FIN		18		VV
Leakage Current (300V <sub>AC</sub> , 60Hz)	$I_{IN}$		2.5	3.5	mA
Power Factor (50 – 100% load)	PF	0.97	0.995		
Efficiency <sup>3</sup> , 240V <sub>AC</sub> , 52V <sub>DC</sub> , @ 25°C 10% of FL		90			
20% of FL	n	94			%
50% of FL	η	96			70
FL		91			
Holdup time (output allowed to decay down to 40V <sub>DC</sub> )	Т		10		ms
For loads below 1500W			15		
Ride through (at 240V <sub>AC</sub> , 25°C)	T	1/2	1		cycle
Power Good Warning <sup>4</sup> (main output allowed to decay to	PG	3	5		ms
40V <sub>DC</sub> )	. 0	3			1115
Isolation (per EN62368) (consult factory for testing to					
this requirement)					] ,.
Input to Chassis & Signals	V	1500			V <sub>AC</sub>
Input to Output		3000			$V_{AC}$

 $<sup>^{\</sup>rm 2}~$  See the derating guidelines under the Environmental Specifications section

<sup>&</sup>lt;sup>3</sup> Fan disable , 5V output at 0 load.

<sup>&</sup>lt;sup>4</sup> Internal protection circuits may override the PG signal and may trigger an immediate shutdown. PG should not indicate normal (HI) until the main output is within regulation. PG should be asserted if the main output is about to shut down for any detectible reason.



# **Electrical Specifications** (continued)

52V <sub>DC</sub> MAIN (	DUTPUT					
Parameter		Symbol	Min	Тур	Max	Unit
Output Power	$^{5}$ @ low line input 100 – 120 $V_{AC}$ , $V_{O}$ > $52V_{DC}$	W	1500			$W_{DC}$
	$\bigcirc$ high line input 200 – 240 $V_{AC}^6$ , $V_O > 52V_{DC}$	VV	3500			VVDC
Factory set de	fault set point			52		$V_{\text{\tiny DC}}$
Overall regula	tion (load, temperature, aging) 0 - 45°C LOAD >2.5A	V <sub>OUT</sub>	-1		+1	%
> 45°C		<b>V</b> 001	-2		+2	70
Output Voltag	e Set Range		18		58	$V_{\text{DC}}$
Response	to a <b>∆</b> ≤ 10V V <sub>prog</sub> change command	_		250	350	
Response	to a <b>∆</b> ≤ 10V i²c instruction	Т		50	70	ms
	nt -@ 1500W (100 – 120V <sub>ac</sub> ), 52 - 58V	l <sub>Out</sub>	1		28.3/28.9	Apc
	200 – 240V <sub>AC</sub> ), 52 - 58V	·Out	1		66/67.3	, ,,,,,,
Current Share	$(>50\% \text{ FL}) V_0 > 42 V_{DC}$		-5 -10		5 10	%FL
Output Dipple	$V_O < 42V_{DC}$ ( 20MHz bandwidth, load > 1A)		-10		10	
RMS (5Hz to	,	V <sub>OUT</sub>			100	$mV_{rms}$
Peak-to-Pe	ak (5Hz to 20MHz)				500	$mV_{p-p}$
External Bulk	Load Capacitance	Соит	OuF to at least 36000uF			μF
,	otonic turn-ON from 30 – 100% of V <sub>nom</sub> above 5°C)					
Delay	DMD I			5		S
	PMBus mode	Т		100		ms
Rise Time -	RS-485 mode <sup>7</sup>					S
Output Ove	ershoot	V <sub>OUT</sub>			2	%
Load Step Res	ponse (I <sub>O,START</sub> > 2.5A)					
ΔI <sup>8</sup>	•	I <sub>OUT</sub>				%FL
Δ∨,		V <sub>OUT</sub>		2.0	50	V <sub>DC</sub>
		Т				ms
Permissible	Power limit , high line (down to 51V <sub>DC</sub> )	P <sub>out</sub>	3500			W
Load	Low line	P <sub>out</sub>	1500			W
Boundary	The overload current limit threshold is set $\cong$ 0.6% at	ove the lo	ad envelo	pe shown	here <sup>9</sup>	

<sup>&</sup>lt;sup>5</sup> Output power capability is proportional to output voltage setting, see the permissible load boundary

 $<sup>^{6}</sup>$  Input line range: 90 – 264  $V_{RMS}$  (±10%)


 $<sup>^{7}</sup>$  Below -5°C, the rise time is approximately 5 minutes to protect the bulk capacitors. RS485 mode walk - in case be disabled.

 $<sup>^{8}</sup>$  di/dt (output current slew rate) 1A/ $\mu$ s

<sup>9</sup> Overload shutdown is delayed for 3 seconds to allow the equipment to reduce utilized power. Increase fan speed is also delayed 500ms



### **Electrical Specifications** (continued)



52V <sub>DC</sub> MAIN OUTPUT					
Parameter	Symbol	Min	Тур	Max	Unit
Overvoltage - 200ms delayed shutdown	V <sub>OUT</sub>	> 65		< 60	$V_{DC}$
Immediate shutdown Latched shutdown	Three resta	rt attempts	are implem	ented withi	nal
Over-temperature warning (prior to commencement of			5		
shutdown) Shutdown (below the max device rating being	Т		20		°C
protected) Restart attempt Hysteresis (below shutdown			10		
Isolation Output to Chassis (standard , non-POE compliment)	V	500			$V_{DC}$
Output - Chassis / Signals (PEO compliment per IEEE802.3)	v	2250			$V_{DC}$

5V <sub>DC</sub> Auxiliary output					
Parameter	Symbol	Min	Тур	Max	Unit
Output Voltage Setpoint	V <sub>OUT</sub>		5		V <sub>DC</sub>
Overall Regulation		-3		+3	%
Output Current		0.005		2	А
Ripple and Noise (20mHz bandwidth)			50	100	$mV_{p-p}$
Over-voltage Clamp				7	$V_{DC}$
Over-current Limit		110		175	%FL



### **Electrical Specifications** (continued)

The  $5V_{DC}$  should be ON before availability of the  $52V_{DC}$  main output and should turn OFF only if insufficient input voltage exists to provide reliable  $5V_{DC}$  power. The PG# signal should have indicated a warning that power would get turned OFF and the  $52V_{DC}$  main output should be OFF way before interruption of the  $5V_{DC}$  output.

### **General Specifications**

Parameter	Min	Тур	Max	Units	Notes
Reliability		450,000		Hours	Full load, 25°C; MTBF per SR232 Reliability protection for electronic equipment, issue 2, method I, case III,
Service Life		10		Years	Full load , excluding fans
Unpacked Weight		2.18/4.8		Kgs/ Lbs	
Packed Weight		2.45/5.4		Kgs/ Lbs	
Heat Dissipation	190 Wa	itts or 648	BTUs @ 8	0% load, 2	250 Watts or 853 BTUs @ 100% load

### **Signal Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. Signals are referenced to Logic\_GRD unless noted otherwise. Fault, PG#, OTW, and Alert need to be pulled HI through external pull-up resistors

Parameter	Symbol	Min	Тур	Max	Unit
ON/OFF Main output OFF	Vout	0.7V <sub>DD</sub>	_	5	$V_{DC}$
52V output ON (should be connected to LGND)	$V_{OUT}$	0	_	0.5	$V_{DC}$
Margining (through adjusting Vprog )		18		58	$V_{DC}$
Volage control range	$V_{Control}$	0		3.3	$V_{DC}$
Programmed output voltage range	V <sub>OUT</sub>	18		58	$V_{DC}$
Voltage adjustment resolution (8-bit A/D)	$V_{control}$		3.3		$mV_{DC}$
Output configured to 52V <sub>DC</sub>	$V_{control}$	3.0		3. 3	$V_{DC}$
Output configured to 18V <sub>DC</sub>	$V_{control}$	0		0.1	$V_{DC}$
Interlock	[short pin s	horted to Va	оит( - ) on sys	stem side]	
Module Present	[short pin t	o LGND inte	ernally]		
Over Temperature Warning (OTW#) Logic HI (temperature	V	0.7V <sub>DD</sub>		12	$V_{DC}$
Sink current [note: open collector output FET]	1	_	_	5	mA
Logic LO (temperature is too high)	V	0	_	0.4	$V_{DC}$
Power Good (PG) Logic HI (temperature normal)	V	0.7V <sub>DD</sub>	_	12	$V_{DC}$
Sink current [note: open collector output FET]	1	_	_	5	mA
Logic LO (temperature is too high)	V	0	_	0.4	$V_{DC}$
Protocol select Logic HI - Analog/PMBus™ mode	VIH	2.7	_	3.5	V <sub>DC</sub>
Logic – intermediate – RS485 mode	VII	1.0	_	2.65	$V_{DC}$
Logic LO – DSP reprogram mode	V <sub>IL</sub>	0	_	0.4	$V_{DC}$
Fault# Logic HI (No fault is present)	V	0.7V <sub>DD</sub>	_	12	$V_{DC}$
Sink current	1	_	_	5	mA
Logic LO (Fault is present)	V	0	_	0.4	$V_{DC}$
Alert# (Alert#_0, Alert#_1) Logic HI (No Alert - normal)	V	0.7V <sub>DD</sub>	_	12	$V_{DC}$
Sink current [note: open collector output FET]	1	_	_	5	mA
Logic LO (Alert# is set)	V	0	_	0.4	$V_{DC}$



# Signal Specifications (continued)

Parameter	Symbol	Min	Тур	Max	Unit
SCL, SDA (SCL_0/1, SDA_0/1) Logic HI	V	2.1	_	12	$V_{DC}$
Sink current [note: open collector output FET]	1			5	mA
Logic LO (Alert# is set)	V	0		0.4	$V_{DC}$

# **Digital Interface Specifications**

Conditions	Symbol	Min	Тур	Max	Unit
	-		3.		
	V	2.1		12	$V_{DC}$
	V	0		0.8	$V_{DC}$
	[	0		10	μA
I <sub>оит</sub> =3.5mA	V			0.4	V <sub>DC</sub>
	[	3.5			mA
V <sub>OUT</sub> =3.6V	I	0		10	μA
Slave Mode	FPMB	10		400	kHz
	T <sub>stretch</sub>			25	ms
	$I_{rng}$	0		80	A <sub>DC</sub>
> 12.8A	1	-1		+1	% of FL
< 12.8A	lout(acc)	5		5	%
> 12.8A	lout(acc)	-2		+2	% of FL
<u> </u>	V <sub>out(rng)</sub>	0		70	V <sub>DC</sub>
	V <sub>out(acc)</sub>	-1		+7	%
	Temp <sub>(rng)</sub>	0		150	°C
	Temp <sub>(acc)</sub>	-4		+4	°C
$\top$	$V_{in(rng)}$	0		320	V <sub>AC</sub>
V <sub>IN</sub> > 120V <sub>AC</sub> V <sub>IN</sub> < 120V <sub>AC</sub>	$V_{in(acc)}$	-1.25 -2		+1.25 2	%
	I <sub>in(rng)</sub>	0		30	I <sub>AC</sub>
	I <sub>in(acc)</sub>	-4		+4	% of FL
> 1A		-2.5		2.5	%
≤ 1A	l <sub>in(acc)</sub>	-400		400	mA
	P <sub>in(rng)</sub>	0		4000	Win
> 350W	_	-5		+5	%
< 350W	$P_{in(acc)}$		35	50	W
		-1.5	1		%
	D: ()		15		%
	r in(acc)				W
10011		0	10	30k	RPM
		-10		10	%
		0		100	%
	I <sub>OUT</sub> =3.5mA  V <sub>OUT</sub> =3.6V  Slave Mode  > 12.8A  < 12.8A  > 12.8A  > 12.8A  > 12.0V <sub>AC</sub> V <sub>IN</sub> < 120V <sub>AC</sub> V <sub>IN</sub> < 120V <sub>AC</sub> > 1A  ≤ 1A  > 350W	V   V   V   I   I   I   I   I   I   I	V   2.1   V   0   O   O   O   O   O   O   O   O   O	V   2.1   V   0   O   O   O   O   O   O   O   O   O	V   2.1   12   12   12   10   10   10   10   1

 $<sup>^{\</sup>rm 10}$  Clock, Data, and Alert# need to be pulled up to VDD externally.

<sup>&</sup>lt;sup>11</sup> Below 20% of FL; 10 – 20% of FL: ±0.64A; 5 – 10% of FL: ±0.45A; 2.5 – 5% of FL: ±0.32A.

<sup>&</sup>lt;sup>12</sup> Above 2.5A of load current

 $<sup>^{\</sup>mbox{\scriptsize 13}}$  Within 30° of the default warning and fault levels.



# **Environmental Specifications** (continued)

Parameter	Min	Тур	Max	Units	Notes
Ambient Temperature	-40 <sup>14</sup>		55	°C	Air inlet from sea level to 5,000 meters
Exhaust Air Temperature			15	°C	Maximum allowed internal temperature
Storage Temperature	-40		85	°C	
Operating Altitude			5000/16400	m/ft	
Non-operating Altitude			8200/26900	m/ft	
Power Derating with Altitude			2.0	%/305m	Above 1524/5000 m/ft:
			4.0	%/1000ft	Above 5000m de-rate 4% per 305m
Power Derating with Temprature			2.0	%/°C	55°C to 75°C
Acoustic noise		55		dbA	Full load
Over Temperature Protection		125/110		°C	Shutdown/restart [internally measured
Humidity					
Operating	5		95	%	Relative humidity, non-condensing
Storage	5		95	%	
Shock and Vibration acceleration			2.4	Grms	IPC-9592B, Class II

### **EMC**

Parameter	Measurement	Standard	Level	Test
AC input <sup>15</sup>	Conducted emissions	EN55032, FCC Docket 20780 part 15, subpart J EN61000-3-2 Meets EN 55032 Class A with a 6dB MarginMeets Telcordia GR1089-CORE by a 3dB margin	А	0.15 – 30MHz 0-2KHz
	Radiated emissions	EN55032 to comply with system enclosure	А	30 – 10000MHz
Parameter	Measurement	Standard	Criteria <sup>16</sup>	Test
			В	-30%, 10ms
		EN61000-4-11	В	-60%, 100ms
	Line sags		В	-100%, 5sec
AC Input	and Interruptions	load		25% line sag for 2 seconds
Immunity		Sag must be higher than 80V <sub>rms</sub> .		1 cycle interruption
		EN61000-4-5, Level 4, 1.2/50µs – error	А	4kV, common mode
	Lightning surge	free	Α	2kV, differential mode
		ANSI C62.41 - level A3	В	6kV, common & differential
	Fast transients	EN61000-4-4, Level 3	В	5/50ns, 2kV (common mode)
	Conducted RF fields	EN61000-4-6, Level 3	А	130dBµV, 0.15-80MHz, 80% AM
Enclosure Immunity	Radiated RF fields	EN61000-4-3, Level 3	А	10V/m, 80-1000MHz, 80% AM
limitating		ENV 50140	А	
	ESD	EN61000-4-2, Level 4	В	8kV contact, 15kV air

 $<sup>^{14}</sup>$  Designed to start and work at an ambient as low as -40°C, but may not meet operational limits until above -5°C

 $<sup>^{15}</sup>$  Emissions requirements can be verified using either the J2007001 or J85482 OmniOn shelf. Standalone the additional margin is not required.

<sup>&</sup>lt;sup>16</sup> Criteria A: The product must maintain performance within specification limits. Criteria B: Temporary degradation which is self recoverable. Criteria C: Temporary degradation which requires operator intervention.



### **Characteristic Curves**

The following figures provide typical characteristics for the CP3500AC52TE and 25°C.




OUTPUT CURRENT, I₀ (A)

Figure 1. Rectifier Efficiency versus Output Current.



Time, t (200ms/div)

Figure 3. Main output: Output changed from 52V to 18V; commanded via I<sup>2</sup>C.



TIME, t (10ms/div)

Figure 5.  $52V_{DC}$  output ripple and noise, full load,  $V_{IN} = 185V_{AC}$ , 20MHz bandwidth






Figure 2.Power Factor versus Output Current



Time, t (200ms/div)

Figure 4. Main output: Output changed from 18V to 52V; commanded via I<sup>2</sup>C



TIME, t (10ms/div)

Figure 6.  $5V_{DC}$  output ripple and noise, all full load,  $V_{IN}$  =  $185V_{AC}$ , 20MHz bandwidth



### **Characteristic Curves** (continued)

The following figures provide typical characteristics for the CP3500AC52TE 25°C.




Figure 7. Transient response  $52V_{DC}$  load step 10 – 60%, Slew rate:  $1A/\mu_S$ ,  $V_{IN}$  =  $230V_{AC}$ 




Figure 9. 52V  $_{\rm DC}$  soft start delay when ON/OFF is asserted, V  $_{\rm IN}$  =230V  $_{\rm AC}$  -  $\,$   $I^2C$  mode.




Figure 11. Ride through missing  $\frac{1}{2}$  cycle, full load,  $V_{IN} = 230V_{AC}$ .




Figure 8. Transient response  $52V_{DC}$  load step 10-60%, Slew rate:  $1A/\mu s$ ,  $V_{IN}=230V_{AC}$ 




Figure 10.  $52V_{DC}$  soft start, full load,  $V_{IN}$  =  $230V_{AC}$  - RS485 mode with 4700 $\mu$ f external capacitance.




Figure 12 . PG# alarmed 10ms prior to  $V_o$  < 40V,  $V_{IN}$  = 230 $V_{AC}$ , Output at Full load



# **Characteristic Curves** (continued)

The following figures provide typical characteristics for the CP3500AC52TE 25°C.




Figure 13. 40ms AC dropout @ full load, V<sub>IN</sub> = 230V<sub>AC</sub>




Figure 15. Turn-OFF at full load,  $V_{\text{IN}}$ =230 $V_{\text{AC}}$ 




Figure 17. Time delay from sending the I<sup>2</sup>C command and executing the output voltage change.




Figure 14. Turn-ON at full load  $V_{IN} = 230V_{AC}$ .




Figure 16.  $52V_{DC}$  turn-OFF delay when ON/OFF is di-assertzed,  $V_{IN}$ =230 $V_{AC}$  -  $I^2C$  mode.




Figure 18. Output power derating below  $V_{\text{IN}}$  of  $185V_{\text{AC}}$ 



# **Characteristic Curves** (continued)

The following figures provide typical characteristics for the CP3500AC52TE rectifier and 25°C.





Figure 19. Time delay from interlock reverse and output shut down. interlock signal can be used as quick turn off signal.



### **Timing Diagrams**

### Response to input fluctuation



 $<sup>\</sup>Pi$  – ride through time – 0.5 to 1 cycles [ 10 – 20ms]  $V_{OUT}$  remains within regulation – load dependent

T2 – hold up time -  $15ms - V_{OUT}$  stays above  $40V_{DC}$ 

T3 – delay time – 10s – from when the AC returns within regulation to when the output starts rising in I<sup>2</sup>C mode

T4 – rise time - 120ms – the time it takes for  $V_{\text{OUT}}$  to rise from 10% to 90% of regulation in I<sup>2</sup>C mode

T5 – power good warning – 3ms – the time between assertion of the PG signal and the output decaying below  $40V_{DC}$ .

T6 - hold up time of the 5VAUX output @ full load - 1s - from the time AC input failed

T7 – rise time of the 5VAUX output - 3.65ms – 5VAUX is available at least 450ms before the main output is within regulation Blinking of the input/AC LED –  $V_{IN}$  <  $80V_{AC}$  (the low transitioned signal represents blinking of the input LED.



#### **Control and Status**

The Rectifier provides three means for monitor/control: analog, PMBus™, or the OmniOn Galaxy-based RS485 protocol.

Details of analog control and the PMBus™ based protocol are provided in this data sheet. OmniOn will provide separate application notes on the Galaxy RS485 based protocol for users to interface to the rectifier. Contact your local OmniOn representative for details.

Control hierarchy: Some features, such as output voltage, can be controlled both through hardware and firmware. For example, the output voltage is controlled both by a signal pin (V<sub>prog</sub>) and firmware (V<sub>out\_command</sub>, 0x21).

Using output voltage as an example, the  $V_{prog}$  signal pin voltage level sets the output voltage if its value is<  $3V_{DC}$ . (see the  $V_{prog}$  section). When the programming signal  $V_{prog}$  is either a no connect or  $> 3V_{DC}$ , the output voltage is set at the default value of  $52V_{DC}$ .

The signal pin controls the feature it is configuring until a firmware command is executed. However, once the firmware command has been executed, the signal pin is ignored. In the above example, the rectifier will no longer 'listen' to the V<sub>prog</sub> pin if the Vout\_command has been executed.

In summary, signals such as  $V_{\text{prog}}$  are utilized for setting the initial default value and for varying the value until firmware based control takes over. Once firmware control is executed, hardware based control is relinquished so the processor can clearly decide who has control.

Analog controls: Details of analog controls are provided in this data sheet under Feature Specifications.

Signal Reference: Unless otherwise noted, all signals are referenced to Logic\_GRD. See the Signal Definitions Table at the end of this document for further description of all the signals.

Logic\_GRD is isolated from the main output of the rectifier for PMBus communications. Communications and the 5V standby output are not connected to main power return (Vout(-)) and can be tied to the system digital ground point selected by the user. (Note that RS485 communications is referenced to Vout(-), main power return of the rectifier).

Logic\_GRD is capacitively coupled to Frame\_GRD inside the rectifuer .The maximum voltage differential between Logic\_GRD and Frame\_GRD should be less than 100V<sub>DC</sub>.

Delayed overcurrent shutdown during startup: Rectifiers are programmed to stay in a constant current state for up to 20 seconds during power up. This delay has been introduced to permit the orderly application of input power to a subset of paralleled front-ends during power up. If the overload persists beyond the 20 second delay, the front-end will revert back into its programmed state of overload protection.

Unit in Power Limit or in Current Limit: When output voltage is  $> 10V_{DC}$  the Output LED will continue blinking.

When output voltage is  $< 10V_{DC}$ , if the unit is in the RESTART mode, it goes into hiccup. When the unit is ON the output LED is ON, when the unit is OFF the output LED is OFF.

When the unit is in latched shutdown the output LED is OFF.

The rectifier will delay overcurrent shutdown for 3 seconds to allow the user equipment to shed load. Voltages below 5V<sub>dc</sub> are considered a deep overload/short circuit that will cause an immediate shutdown.

Auto restart: Auto-restart is the default configuration for over-current and over-temperature shutdowns. These features are configured by the PMBus<sup>™</sup> fault\_response commands

An overvoltage shutdown is followed by three attempted restarts, each restart delayed 1 second, within a 1 minute window. If within the 1 minute window three attempted restarts failed, the unit will latch OFF. If within the 1 minute less than 3 shutdowns occurred then the count for latch OFF resets and the 1 minute window starts all over again.

Restart after a latchoff: PMBus<sup>TM</sup> fault\_response commands can be configured to direct the rectifier to remain latched off for over\_temperature and over\_current.

To restart after a latch off either of five restart mechanisms are available.

 The hardware pin **ON/OFF** may be cycled OFF and then ON.



### Control and Status (continued)

- The unit may be commanded to restart via i<sup>2</sup>c through the Operation command by cycling the output OFF followed by ON.
- 3. Remove and reinsert the unit.
- 4. Turn OFF and then turn ON AC power to the unit.
- 5. Changing firmware from latch off to restart.

Each of these commands must keep the rectifier in the OFF state for at least 2 seconds, with the exception of changing to **restart**.

A successful restart shall clear all alarm registers, set the **restarted successful** bit of the **Status\_2** register.

A power system that is comprised of a number of rectifiers could have difficulty restarting after a shutdown event because of the non-synchronized behavior of the individual rectifiers. Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.

A synchronous restart can be implemented by;

- Issuing a GLOBAL OFF and then ON command to all rectifiers,
- Toggling Off and then ON the ON/OFF (ENABLE) signal
- 3. Removing and reapplying input commercial power to the entire system.

The rectifiers should be turned OFF for at least 20 – 30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual rectifiers.

### **Control Signals**

**Protocol:** This signal pin defines the communications mode setting of the rectifier. Two different states can be configured: State #1 I²C applications in which case the protocol pin should be left a no-connect. State #2 is the RS485 mode for which a resistor value between  $1k\Omega$  and  $5k\Omega$  should be present between this pin and  $V_{out}$  (-).


Device address in  $I^2C$  mode: Address bits A3, A2, A1, A0 set the specific address of the  $\mu P$  in the rectifier. With these four bits, up to sixteen (16) rectifiers can be

independently addressed on a single I<sup>2</sup>C bus. These four bits are configured by two signal pins, Unit\_ID and Rack\_ID. The least significant bit x (LSB) of the address byte is set to either **write [0]** or read [1]. A **write** command instructs the rectifier. A **read** command accesses information from the rectifier.

Device	Address	(Most to Least Significant)								
		7	6	5	4	3	2	1	0	
μP	40 – 4F	1	0	0	A3	A2	A1	Α0	R/	
Broadcast	00	0	0	0	0	0	0	0	0	
		M:	SB						LSB	

Unit\_ID: Up to 10 different units are selectable

A voltage divider between 3.3V and LGRD configures Unit\_ID. Internally a  $10k\Omega$  resistor is pulled up to  $3.3V_{DC}$ . A pull down resistor Rs needs to be connected betweenpin Unit\_ID and Logic\_GRD.




Unit_ID	Voltage level	RS (± 0.1%)
Invalid	3.30	
1	3.00	100k
2	2.67	45.3k
3	2.34	24.9k
4	2.01	15.4k
5	1.68	10.5k
6	1.35	7.15k
7	1.02	4.99k
8	0.69	2.49k
9	0.36	1.27k
10	0	0

Rack\_ID: Up to 8 different units are selectable

A voltage divider between 5V<sub>DC</sub> and Logic\_GRD configures Rack\_ID .

The  $10k-20k\Omega$  divider sets the initial voltage level to  $3.3V_{DC}$ . A switch between each RS value changes the Rack\_ID level according to the table below.





### **Control Signals** (continued)

Rack_ID	Voltage level	RS (± 0.1%)
1	3.3	open
2	2.8	35.2k
3	2.3	15k
4	1.8	8k
5	1.4	4.99k
6	1	2.87k
7	0.5	1.27k
8	0	0

Configuration of the A3 – A0 bits: The rectifier will determine the configured address based on the Unit\_ID and Rack\_ID voltage levels as follows (the order is A3 – A0):

				Unit_ID		
		1	2	3	4	5
	1	0000	0001	0010	0011	
	2	0100	0101	0110	0111	
	3	1000	1001	1010	10 1011	
Rack_ID	4	1100	1101	1110	1111	
Rack_ID	5					
	6	0000	0001	0010	0011	0100
	7	0101	0110	0111	1000	1001
	8	1010	1011	1100	1101	1110

Unit X Rack: 4 X 4 and 5

				Unit_ID		
		6	7	8	9	10
	1	0000	0001			
	2	0010	0011			
	3	0100	0101			
Rack_ID	4	0110	0111	0000	0001	0010
Rack_ID	5	1000	1001	0011	0100	0101
	<b>6</b> 1010	1011	0110	0111	1000	
	7	1100	1101	1001	1010	1011
	8	1110	1111	1100	1101	1110

Unit X Rack: 2 X 8 and 3

**Address detection:** The **Slot\_ID** pin must be shorted to  $V_{out}(-)$  in order to deliver output power. This connection provides a second interlock feature. (In RS485 mode the slot\_ID resistance to  $V_{out}(-)$  is sufficient to sense the interlock feature) . **when embedded in customer equipment using a customer supplied shelf. Do not use address 0000.** 

Device address in RS485 mode: The address in RS485 mode is divided into three components; Bay\_ID, Slot\_ID and Shelf\_ID

**Bay\_ID:** The Unit\_ID definition in I<sup>2</sup>C mode becomes the bay id in RS485 mode.

**Slot\_ID:** Up to 10 different rectifiers could be positioned across a 19" shelf if the rectifiers are located vertically within the shelf. The resistor below needs to be placed between Slot\_ID and  $V_{out}$  ( - ). Internal pull-up to 3.3V is  $10k\Omega$ .

Slot	Resistor	Voltage
invalid	none	3.3V
1	100k	3V
2	45.3k	2.67V
3	24.9k	2.34V
4	15.4k	2.01V
5	10.5k	1.68V

Slot	Resistor	Voltage
6	7.15k	1.35V
7	4.99k	1.02V
8	2.49k	0.69V
9	1.27k	0.36V
10	0	0

**Shelf\_ID:** When placed horizontally up to 10 shelves can be stacked on top of each other in a fully configured rack. The shelf will generate the precision voltage level tabulated below referenced to  $V_{out}$  ( - ).

Shelf	Shelf V <sub>MIN</sub>		$V_{MAX}$
1	2.3	2.5	2.7
2	4.7	5.0	5.3
3	7.4	7.5	7.6
4	4 9.5		10.5
5	11.8	12.5	13.2
6	14.2	15.0	15.8
7	16.6	17.5	18.4
8	19	20.0	21
9 21.3		22.5	23.6
10	23.8	25.0	26.3

**Global Broadcast:** Instruct all rectifiers to respond simultaneously .the GLOBAL BROADCAST command should only be executed as a write instruction. The rectifier should issue an 'invalid command' state if a 'read' is attempted .

An output voltage change instruction should be executed in  $\leq$  60ms for a  $\Delta V$  of  $\leq$  10V.


A 'system' output voltage change for paralleled rectifiers requires global broadcast. This command is also used to control the main output of a system. Unfortunately, this command is vulnerable to error. The ACK bit does not assure that all rectifiers responded. To be certain that each rectifier responded to the global instruction, a READ instruction should be executed to each rectifier to verify that the command properly executed.



### Control Signals (continued)

Voltage programming ( $V_{prog}$ ): Hardware voltage programming controls the output voltage until a software command to change the output voltage is executed. Once a software voltage programming command is executed, the software voltage instruction permanently overrides the hardware margin setting. The rectifier no longer listens to the hardware margin setting until power to the controller is interrupted, for example if input power or bias power is recycled.

An analog voltage level varies the output voltage from 18 to 58Vdc. (See timing limits under signal specifications)



Factory default setting driven by V<sub>prog</sub>

The  $V_{\text{prog}}$  pin voltage level, which is referenced to Logic\_GRD, is configured by the user as shown in the graph above. It must be set in order for the rectifier to know what its swtting should be.

Programming of the  $V_{prog}$  signal level can be accomplished either by a resistor divider or by a voltage source injecting a precision voltage level into the  $V_{prog}$  pin. Above  $3V_{dc}$  the rectifier sets the output to its default state. Connecting the  $V_{prog}$  pin to Logic\_GRD provides an indication to the rectifier that the output voltage is controlled by software commands. See the accompanying implementation of hot plug for further information on hot-plug performance.

When bias power powering the controller is recycled, the controller restarts into its default configuration, programmed to set the output as instructed by the  $V_{prog}$  pin. Again, subsequent software commanded instructions permanently override the margin setting.

If the output voltage of the rectifier is software controlled, the  $V_{prog}$  voltage level should be set to a safety level that rectifiers inserted into a live bus (hot plug) should be powered into, until subsequent software instructions tell the rectifiers on the bus the desired output voltage setting. One such voltage level setting is  $18V_{dc}$ , the lowest possible margined voltage. The hot plugged rectifier will sit at  $18V_{dc}$  until it is commanded by the controller to another setting.

Load share (Ishare): This is a single wire analog signal that is generated and acted upon automatically by rectifiers connected in parallel. Ishare pins should be connected to each other for rectifiers, if active current share among the rectifiers is desired. No resistors or capacitors should get connected to this pin.

**ON/OFF:** Controls the main 52V<sub>DC</sub> output when either analog control or PMBus protocols are selected, as configured by the Protocol pin. This pin must be pulled low to turn **ON** the rectifier. The rectifier will turn **OFF** if either the **ON/OFF** or the **Interlock** pin is released. This signal is referenced to LGND. Note that in RS485 mode the ON/OFF pin is ignored.

**Interlock:** This is a shorter pin utilized for hot-plug applications to ensure that the rectifier turns OFF before the power pins are disengaged. It also ensures that the rectifier turns ON only after the power pins have been engaged. Must be connected to V\_OUT ( - ) for the rectifier to be ON.

**Module Present:** This signal is tied to LGND inside the rectifier. It's intent is to provide a signal to the system that a rectifier is physically present in the slot.

**8V\_INT:** Single wire connection between rectifiers, Provides bias to the DSP of an unpowered rectifier.



### Status signals

Power Good Warning (PG#): This signal is HI when the main output is being delivered and goes LO if the main output is about to decay below regulation. Note that should a catastrophic failure occur, the signal may not be fast enough to provide a meaningful warning. PG# also pulses at a 1ms duty cycle if the unit is in overload.

**Fault#:** A TTL compatible status signal representing whether a Fault occurred. This signal needs to be pulled HI externally through a resistor. This signal goes LO for any failure that requires rectifier replacement. These faults may be due to:

- Fan failure
- Over-temperature shutdown
- Over-voltage shutdown
- Internal Rectifier Fault

Over temp warning (OTW#): A TTL compatible status signal representing whether an over temperature exists. This signal needs to be pulled HI externally through a resistor.

If an over temperature should occur, this signal would pull LO for approximately 10 seconds prior to shutting down the rectifier. In its default configuration, the unit would restart if internal temperatures recover within normal operational levels. At that time the signal reverts back to its open collector (HI) state.

### **Serial Bus Communications**

The I<sup>2</sup>C interface facilitates the monitoring and control of various operating parameters within the unit and transmits these on demand over an industry standard I<sup>2</sup>C Serial bus.

All signals are referenced to 'Logic\_GRD'.

**Pull-up resistors:** The clock, data, and Alert# lines do not have any internal pull-up resistors inside the rectifier. The customer is responsible for ensuring that the transmission impedance of the communications lines complies with I<sup>2</sup>C and SMBus standards.

**Serial Clock (SCL):** The clock pulses on this line are generated by the host that initiates communications across the I<sup>2</sup>C Serial bus. This signal needs to be pulled HI externally through a resistor as necessary to ensure that rise and fall time timing and the maximum sink

current is in compliance to the I<sup>2</sup>C /SMBus specifications.

**Serial Data (SDA):** This line is a bi-directional data line. This signal needs to be pulled HI externally through a resistor as necessary to ensure that rise and fall time timing and the maximum sink current is in compliance to the I<sup>2</sup>C /SMBus specifications.

#### **Digital Feature Descriptions**

PMBus™ compliance: The rectifier is fully compliant to the Power Management Bus (PMBus™) rev1.2 requirements. This Specification can be obtained from www.pmbus.org.

'Manufacturer Specific' commands are used to support additional instructions that are not in the PMBus $^{\text{TM}}$  specification.

All communication over the PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the rectifier.

The Alert# response protocol (ARA) whereby the PMBus Master can inquire who activated the Alert# signal is also supported. This feature is described in more detail later on.

Non-volatile memory is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory. Only those specifically identified as capable of being stored can be saved. (see the Table of Commands for which command parameters can be saved to non-volatile storage).

Non-supported commands: Non supported commands are flagged by setting the appropriate STATUS bit and issuing an Alert# to the 'host' controller.

If a non-supported read is requested the rectifier will return 0x00h for data.

**Data out-of-range:** The rectifier validates data settings and sets the data out-of-range bit and Alert# if the data is not within acceptable range.

Master/Slave: The 'host controller' is always the MASTER. Rectifiers are always SLAVES. SLAVES cannot initiate communications or toggle the Clock. SLAVES also must respond expeditiously at the command of the MASTER as required by the clock pulses generated by the MASTER.



### **Digital Feature Descriptions** (continued)

Clock` stretching: The 'slave' µController inside the rectifier may initiate clock stretching if it is busy and it desires to delay the initiation of any further communications. During the clock stretch the 'slave' may keep the clock LO until it is ready to receive further instructions from the host controller. The maximum clock stretch interval is 25ms.

The host controller needs to recognize this clock stretching, and refrain from issuing the next clock signal, until the clock line is released, or it needs to delay the next clock pulse beyond the clock stretch interval of the rectifier. Note that clock stretching can only be performed after completion of transmission of the 9<sup>th</sup> ACK bit, the exception being the START command.




Figure 15 .Example waveforms showing clock stretching

**I<sup>2</sup>C Bus Lock-Up detection:** The device will abort any transaction and drop off the bus if it detects the bus being held low for more than 35ms.

Communications speed: Both 100kHz and 400kHz clock rates are supported. The rectifiers default to the 100kHz clock rate.

Packet Error Checking (PEC): The rectifier will not respond to commands without the trailing PEC. The integrity of communications is compromised if packet error correction is not employed. There are many functional features, including turning OFF the main output, that require validation to ensure that the desired command is executed.

PEC is a CRC-8 error-checking byte, based on the polynomial  $C(x) = x^8 + x^2 + x + 1$ , in compliance with PMBus<sup>TM</sup> requirements. The calculation is based in all message bytes, including the originating write address and command bytes preceding read instructions. The PEC is appended to the message by the device that supplied the last byte.

**Alert#:** The rectifier can issue Alert# driven from either its internal micro controller (µC) or from the I<sup>2</sup>C bus

master selector stage. That is, the Alert# signal of the internal  $\mu$ C funnels through the master selector stage that buffers the Alert# signal and splits the signal to the two Alert# signal pins exiting the rectifier. In addition, the master selector stage signals its own Alert# request to either of the two Alert# signals when required.

The  $\mu$ C driven Alert# signal informs the 'master/host' controller that either a STATE or ALARM change has occurred. Normally this signal is HI. The signal will change to its LO level if the rectifier has changed states and the signal will be latched LO until the rectifier receives a 'clear\_faults' instruction.

The signal will be triggered for any state change, including the following conditions;

- V<sub>IN</sub> under or over voltage
- V<sub>out</sub> under or over voltage
- I<sub>OUT</sub> over current
- Fan Failure
- Over Temperature warning or fault
- Communication error
- PEC error
- Invalid command
- Internal faults
- Both Alert#\_0 and -1 are asserted during power up to notify the master that a new rectifier has been added to the bus.

The rectifier will clear the Alert# signal (release the signal to its HI state) upon the following events:

- Receiving a CLEAR\_FAULTS command
- Bias power to the processor is recycled

The rectifier will re-assert the Alert line if the internal state of the rectifier has changed, even if that information cannot be reported by the status registers until a clear\_faults is issued by the host. If the Alert asserts, the host should respond by issuing a clear\_faults to retire the alert line (this action also provides the ability to change the status registers). This action triggers another Alert assertion because the status registers changed states to report the latest state of the rectifier. The host is now able to read the latest reported status register information and issue a clear\_faults to retire the Alert signal.

**Re-initialization:** The  $I^2C$  code is programmed to re-initialize if no activity is detected on the bus for 5 seconds. Re-initialization is designed to guarantee that the  $I^2C$   $\mu$ Controller does not hang up the bus. Although this rate is longer than the timing



### **Digital Feature Descriptions** (continued)

requirements specified in the SMBus specification, it had to be extended in order to ensure that a re-initialization would not occur under normal transmission rates. During the few µseconds required to accomplish re-initialization the I<sup>2</sup>C µController may not recognize a command sent to it. (i.e. a start condition).

Read back delay: The rectifier issues the Alert# notification as soon as the first state change occurred. During an event a number of different states can be transitioned to before the final event occurs. If a read back is implemented rapidly by the host a successive Alert# could be triggered by the transitioning state of the rectifier. In order to avoid successive Alert# s and read back and also to avoid reading a transitioning state, it is prudent to wait more than 2 seconds after the receipt of an Alert# before executing a read back. This delay will ensure that only the final state of the rectifier is captured.

**Successive read backs:** Successive read backs to the rectifier should not be attempted at intervals faster than every one second. This time interval is sufficient for the internal processors to update their data base so that successive reads provide fresh data.

**Dual, redundant buses:** Two independent I<sup>2</sup>C lines provide true communications bus redundancy and allow two independent controllers to sequentially control the rectifier. For example, a short or an open connection in one of the I<sup>2</sup>C lines does not affect communications capability on the other I<sup>2</sup>C line. Failure of a 'master' controller does not affect the rectifiers and the second 'master' can take over control at any time.


Conceptually a Digital Signal Processor (DSP) referenced to  $V_{out}(-)$  of the rectifier provides secondary control. A Bidirectional Isolator provides the required isolation between power ground,  $V_{out}(-)$  and signal/logic ground (LGND). A secondary micro controller provides instructions to and receives operational data from the DSP. The secondary micro controller also controls the communications over two independent I<sup>2</sup>C lines to two independent system controllers.



The secondary micro controller is designed to default to I<sup>2</sup>C\_0 when powered up. If only a single system controller is utilized, it should be connected to I<sup>2</sup>C\_0. In this case the I<sup>2</sup>C\_1 line is totally transparent as if it does not exist

If two independent system controllers are utilized, then one of them should be connected to  $I^2C_0$  and the other to  $I^2C_1$ .

At power up the master connected to I<sup>2</sup>C\_0 has control of the bus. See the section on Dual Master Control for further description of this feature.



Conceptual representation of the dual I<sup>2</sup>C bus system.

### **PMBus**<sup>TM</sup> Commands

**Standard instruction:** Up to two bytes of data may follow an instruction depending on the required data content. Analog data is always transmitted as LSB followed by MSB. PEC is mandatory and includes the address and data fields.

1		8		1	8			1	
S		Slave address Wr		А	Command Cod		ode	А	
	Γ	8 1			8	1	8	1	1
		Low data byte A		Hi	gh data byte	А	PEC	А	Р



SMBUS annotations; S – Start , Wr – Write, Sr – re-Start, Rd – Read, A – Acknowledge, NA – not-acknowledged, P – Stop

**Standard READ:** Up to two bytes of data may follow a READ request depending on the required data content. Analog data is always transmitted as LSB followed by MSB. PEC is mandatory and includes the address and data fields.

-	1	7		7		1	1	8		1
(	S Slave address		ve address Wr A		Comm: Code	and ,	Α			
	1 7		1	1	8	1	1			
	Sr Slave Address		Sr		Rd	А	LSB	А		
			8	1		8	1	1		

Α

PEC

**MSB** 

NA



### PMBus<sup>TM</sup> Commands (continued)

**Block communications:** When writing or reading more than two bytes of data at a time BLOCK instructions for WRITE and READ commands are used instead of the Standard Instructions above to write or read any number of bytes greater than two.

#### **Block Write Format:**

1	7	1	1	8				1
S	Slave address	dress Wr A Command Code			Α			
	8	1	8	1	8		1	
Ī	Pyto count - N	^	Data 1	۸	Data		^	

	8	1	8	1	8	1	1
Γ		Α	Data N	Α	PEC	Α	Р

#### **Block Read Format:**

1	7	1	1	8	1
S	Slave address	Wr	Α	Command Code	Α

1	7	1	1
Sr	Slave Address	Rd	Α

8	1	8	1	8	1
Byte count = N	Α	Data 1	Α	Data 2	Α

8	1	8	1	8	1	1
	Α	Data N	Α	PEC	NA	Р

**Linear Data Format:** The definition is identical to Part II of the PMBus Specification. All standard PMBus values, with the exception of output voltage related functions, are represented by the linear format described below. Output voltage functions are represented by a 16 bit mantissa. Output voltage has a E=-9 constant exponent.

The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent or scaling factor, its format is shown below.

Data Byte High							С	ata	Ву	te l	_OW	/				
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	О
	E	хро	ner	าt (I	E)				М	ant	issa	a (M	I)			

The relationship between the Mantissa, Exponent, and Actual Value (V) is given by the following equation:

Where: V is the value, M is the 11-bit, two's complement mantissa, E is the 5-bit, two's complement exponent

#### Standard features

**Supported features that are not readable:** The commands below are supported at the described setting but they cannot be read back through the command set .

Command	Comments
ON_OFF_CONFIG (0x02)	Both the CNTL pin, and the OPERATION command, enabling or disabling the output, are supported. Other options are not supported.
Capability (0x19)	400KHz, ALERT#
PMBus revision (0x98)	1.2

**Status and Alarm registers:** The registers are updated with the latest operational state of the rectifier. For example, whether the output is ON or OFF is continuously updated with the latest state of the rectifier. However, alarm information is maintained until a clear\_faults command is received from the host. For example, the shutdown or OC\_fault bits stay in their alarmed state until the host clears the registers.

A clear\_faults clears all registers. If a fault still persists after the clear\_faults is commanded, the register bit annunciating the fault is reset again.

### **PMBus**<sup>TM</sup> Commands set:

Command	Hex Code	Data Field	Memory Stoage <sup>17</sup> / Default
Operation	0x01	1	Yes/80
Clear_Faults	0x03	-	
Write _Protect	0x10	1	Yes/00
Restore_default_all	0x12	-	
Restore_user_all	0x16	-	
Store_user_code	0x17	1	yes
Restore_user_code	0x18	1	
Vout_mode	0x20	1	
Vout_command	0x21	2	Yes/52
Vin_ON	0x35	2	
Vin_OFF	0x36	2	
Fan_config_1_2	0x3A	1	Yes/99
Fan_command_1	0x3B	2	
Vout_OV_fault_limit	0x40	2	Yes / 55
Vout_OV_fault_response	0x41	1	No / 80

 $<sup>^{17}\</sup>mathrm{Yes}$  - indicates that the data can be changed by the user



# PMBus<sup>™</sup> Commands set: (continued)

Command	Hex Code	Data Field	Memory Storage <sup>17</sup> / Default
Vout_OV_warn_limit	0x42	2	Yes / 54
Vout_UV_warn_limit	0x43	2	Yes / 17
Vout_UV_fault_limit	0x44	2	Yes/16
Vout_UV_fault_response	0x45	1	No/C0
lout_OC_fault_limit	0x46	2	Yes / 68
lout_OC_fault_response18	0x47	1	Yes / F8

Command	Hex Code	Data Field	Memory Storage / Default
Iout_OC_fault_response18	0x47	1	Yes / F8
lout_OC_LV_fault_limit	0x48	2	Yes/16
lout_OC_warn_limit	0x4A	2	Yes / 67.3
OT_fault_limit	0x4F	2	Yes/110
OT_fault_response <sup>19</sup>	0x50	1	Yes/C0
OT_warn_limit	0x51	2	Yes/105
Vin_OV_fault_limit	0x55	2	No/ 270
Vin_OV_fault_response	0x56	1	No/C0
Vin_OV_warn_limit	0x57	2	Yes / 265
Vin_UV_warn_limit <sup>20</sup>	0x58	2	Yes / 87.5
Vin_UV_fault_limit <sup>21</sup>	0x59	2	No / 80
Vin_UV_fault_response	0x5A	1	No/C0
Status_byte	0x78	1	
Status_word (+ byte)	0x79	1	
Status_Vout	0x7A	1	
Status_lout	0x7B	1	
Status_Input	0x7C	1	
Status_temperature	0x7D	1	
Status_CML	0x7E	1	
Status_fans_1_2	0x81	1	
Read_Vin	0x88	2	
Read_lin	0x89	2	
Read_Vout	0x8B	2	
Read_lout	0x8C	2	
Read_temp_PFC	0x8D	2	
Read_temp_dc_pri	0x8E	2	
Read_temp_dc_sec	0x8F	2	
Read_fan_speed_1	0x90	2	
Read_fan_speed_2	0x91	2	
Read_Pin	0x97	2	

Command	Hex Code	Data Field	Memory Storage <sup>19</sup> / Default
Mfr_ID	0x99	6	
Mfr_model	0x9A	16	
Mfr_revision	0x9B	8	
Mfr_serial	0x9E	16	
Status_summary	0xD0	12	
Status_unit	0xD1	2	
Status_alarm	0xD2	4	
Read_fan_speed	0xD3	7	
Read_input	0xD4	5	
Read_firmware_rev	0xD5	7	
Read_run_timer	0xD6	4	
Status_bus	0xD7	1	
Take_over_bus_control	0xD8		yes
EEPROM Record-section A	0xD9	≤32	yes
Read_temp_exhaust	0xDA	2	
Read_temp_inlet	0xDB	2	

Command	Hex Code	Data Field	Memory Storage <sup>19</sup> / Default
Reserved for factory use	OXDC		
Reserved for factory use	OXDD		
Reserved for factory use	OXDE		
Test_Function	0xDF	1	
Upgrade commands			
Password	0xE0	4	
Target_list	0xE1	4	
Compatibility_code	0xE2	32	
Software_version	0xE3	7	
Memory_capability	0xE4	7	
Application_status	0xE5	1	
Boot_loader	0xE6	1	
Data_transfer	0xE7	≤32	
Product Ordering code	0xE8	11	
Upload_black_box	0xF0	≤32	
EEPROM Record - section B	0xF4	≤32	yes

<sup>&</sup>lt;sup>18</sup> Only latched (0xC0) or hiccup (0xF8) are supported

 $<sup>^{\</sup>rm 19}$  Only latched (0x80) or restart (0xC0) are supported

<sup>&</sup>lt;sup>20</sup> Recovery set at 90V

<sup>&</sup>lt;sup>21</sup> Recovery set at 86V



### Command set adjustment range

If a command is received for a value setting that is outside the range defined below, the module should not change the present setting. The module sets the invalid/unsupported data bit of the status\_cml (0x7E) register.

	Hex Code	Default		tment nge
Command	000.0	HL (LL)	Low	High
Vout_command	0x21	52	17	58
Fan_command_1	0x3B	-	0	100
Vout_OV_fault_limit	0x40	60	16	60
Vout_OV_warn_limit	0x42	59	17	59
Vout_UV_warn_limit	0x43	17	16	58
Vout_UV_fault_limit	0x44	16	16	58
Iout_OC_fault_limit	0x46	68 (30)	0	68
lout_OC_LV_fault_limit	0x48	16	16	58
lout_OC_warn_limit	0x4A	67.3	0	67.3
OT_fault_limit	0x4F	110	0	150
OT_warn_limit	0x51	105	0	150
Vin_OV_fault_limit	0x55	270	90	300
Vin_OV_warn_limit	0x57	265	90	295
Vin_UV_warn_limit	0x58	87.5	80	295
Vin_UV_fault_limit	0x59	26580	70	295

### **Command Descriptions**

**Operation (0x01):** Turns the 52V output ON or OFF. The default state is **ON** at power up. Only the following data bytes are supported:

FUNCTION	DATA BYTE
Unit ON	0x80
Unit OFF	0x00

To **RESET** the rectifier using this command, command the rectifier OFF, wait at least 2 seconds, and then command the rectifier back ON. All alarms and shutdowns are cleared during a restart.

**Clear\_faults (0x03):** Clears all STATUS and FAULT registers and resets the Alert# line of the I<sup>2</sup>C side in control. The I<sup>2</sup>C side not in control cannot clear registers in the rectifier. This command is always executable.

If a fault still persists after the issuance of the clear\_faults command, the specific registers indicating the fault first clears but then get set again to indicate that the unit is still in the fault state.

WRITE\_PROTECT register (0x10): Used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. All supported commands may have their parameters read, regardless of the write\_protect settings. The contents of this register cannot be stored into non-volatile memory using the Store\_user\_code command. The default setting of this register is enable\_all\_writes, write\_protect 0x00h. The write\_protect command must always be accepted.

FUNCTION	<b>DATA BYTE</b>
Enable all writes	00
Disable all writes except write_protect	
Disable all writes except write_protect	40
and OPERATION	40

**Restore\_Default\_All (0x12):** Restores all operating register values and responses to the factory default parameters set in the rectifier. The factory default cannot be changed.

**Restore\_default\_code (0x14):** Restore only a specific register parameter into the operating register section of the rectifier.

**Store\_user\_code (0x17):** Changes the user default setting of a single register. In this fashion some protection is offered to ensure that only those registers that are desired to be changed are in fact changed.

**Restore\_user\_code (0x18):** Restores the user default setting of a single register.

Vout\_mode (0x20): This is a 'read only' register. The upper three bits specify the supported data format, in this case Linear mode. The lower five bits specify the exponent of the data in two's complement binary format for output voltage related commands, such as Vout\_command. These commands have a 16 bit mantissa. The exponent is fixed by the rectifier and is returned by this command

М	ode	Bits [7:5]	Bits [4:0] (Parameter)
Li	near	000b	xxxxxb

**Vout\_Command (0x21):** Used to dynamically change the output voltage of the rectifier. This command can also be used to change the factory programmed default set point of the rectifier by executing a store-user instruction that changes the user default firmware set point.



### **Command Descriptions** (continued)

The default set point can be overridden by the  $V_{prog}$  signal pin which is designed to override the firmware based default setting during turn ON.

In parallel operation, changing the output voltage should be performed simultaneously to all rectifiers using the Global Address (Broadcast) feature. If only a single rectifier is instructed to change its output, it may attempt to source all the required power which can cause either a power limit or shutdown condition.

Software programming of output voltage permanently overrides the set point voltage configured by the  $V_{prog}$  signal pin. The program no longer looks at the ' $V_{prog}$  pin' and will not respond to any hardware voltage settings. If power is removed from the  $\mu$ Controller it will reset itself into its default configuration looking at the  $V_{prog}$  signal for output voltage control. In many applications, the  $V_{prog}$  pin is used for setting initial conditions, if different that the factory setting. Software programming then takes over once  $I^2$ C communications are established.

To properly hot-plug a rectifier into a live backplane, the system generated voltage should match either the factory adjusted firmware level or the voltage level reconfigured by the  $V_{\text{prog}}$  pin. Otherwise, the voltage state of the plugged in rectifier could be significantly different than the powered system.

Programmed voltage range: 18V<sub>DC</sub> – 58V<sub>DC</sub>

A voltage programming example: The task: set the output voltage to  $50.45V_{DC}$ 

This rectifier supports the linear mode of conversion specified in the PMBus<sup>TM</sup> specification. The supported output voltage exponent is documented in the Vout\_mode (0x20) command. The exponent for output voltage setting is  $2^{-9}$  (see the PMBus<sup>TM</sup> specification for reading this command). Calculate the required voltage setting to be sent; 50. 45 x  $2^9$  = 25830. Convert this decimal number into its hex equivalent: 64E6 and send it across the bus LSB first and then MSB; E664 with the trailing PEC.

Vin\_ON (0x35): This is a 'read only' register that informs the controller at what input voltage level the rectifier turns ON. The default value is tabulated in the data section. The value is contingent on whether the rectifier operates in the low\_line or high\_line mode.

Vin\_OFF (0x36): This is a 'read only' register that informs the controller at what input voltage level the rectifier turns OFF. The default value is tabulated in the data section. The value is contingent on whether the rectifier operates in the low\_line or high\_line mode.

Fan\_config\_1\_2 (0x3A): This command requires that the fan speed be commanded by duty cycle. Both fans must be commanded simultaneously. The tachometer pulses per revolution is not used. Default is duty cycle control.

Fan\_command\_1 (0x3B): This command instructs the rectifier to increase the speed of both fans above what is internally required. The transmitted data byte represents the hex equivalent of duty cycle in percentage, i.e. 100% = 0 x 64h.

The command can increase or decrease fan speed. An incorrect value will result in a 'data error'.

Sending 00h tells the rectifier to revert back to its internal control.

**Vout\_OV\_fault\_limit (0x40):** Sets the value at which the main output voltage will shut downThis level can be permanently changed and stored in non-volatile memory.

**Vout\_OV\_fault\_response (0x41):** This is a 'read only' register. The only allowable state is a latched state after three retry attempts.

An overvoltage shutdown is followed by three attempted restarts, each successive restart delayed 1 second. If within a 1 minute window three attempted restarts failed, the unit will latch OFF. If less than 3 shutdowns occur within the 1 minute window then the count for latch OFF resets and the 1 minute window starts all over again. This performance cannot be changed.

**Restart after a latched state:** Either of four restart mechanisms is available;

- The hardware pin **ON/OFF** may be cycled OFF and then ON.
- The unit may be commanded to restart via i<sup>2</sup>c through the Operation command by first turning OFF then turning ON.
- The third way to restart is to remove and reinsert the unit.
- The fourth way is to turn OFF and then turn ON ac power to the unit.



### **Command Descriptions** (continued)

A successful restart clears all STATUS and ALARM registers.

A power system that is comprised of a number of rectifiers could have difficulty restarting after a shutdown event because of the non-synchronized behavior of the individual rectifiers. Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.

A synchronous restart can be implemented by;

- Issuing a GLOBAL OFF and then a GLOBAL ON command to all rectifiers
- Toggling Off and then ON the ON/OFF signal, if this signal is paralleled among the rectifiers.
- Removing and reapplying input commercial power to the entire system.

The rectifiers should be OFF for at least 20 - 30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual rectifiers.

**Vout\_OV\_warn\_limit (0x42):** Sets the value at which a warning will be issued that the output voltage is too high. Exceeding the warning value will set the Alert# signal.

**Vout\_UV\_warn\_limit (0x43):** Sets the value at which a warning will be issued that the output voltage is too low. Reduction below the warning value will set the Alert# signal.

**Vout\_UV\_fault\_limit (0x44):** Sets the value at which the rectifier will shut down if the output gets below this level. This register is masked if the UV is caused by interruption of the input voltage to the rectifier.

**Vout\_UV\_fault\_response (0x45):** Sets the response if the output voltage falls below the UV\_fault\_limit. The default UV\_fault\_response is restart (0xC0). The only two allowable states are latched (0x80) and restart (0xC0).

Iout\_OC\_fault\_limit (0x46): The OC Fault limit configures where current limit starts at full power, High Line. This level can be permanently changed and stored in non-volatile memory. Below 42V the power capability curve determines where current limit actually starts. These limits cannot be changed. The

rectifier will limit current immediately, but it will not shut down for 3 seconds, when in current limit.

Voltages < 5V<sub>dc</sub> are considered a short circuit and in this state an immediate shutdown will commence. The Low Line level is not adjustable.

**lout\_OC\_fault\_response (0x47):** Sets the response if the output overload exceeds the OC\_Fault\_limit value. The default OC\_fault\_response is hiccup (0xF8). The only two allowable states are latched (0xC0) or hiccup. The response is the same for both low\_line and high\_line operations.

**lout\_OC\_warn\_limit (0x4A):** Sets the value at which the rectifier issues a warning that the output current is getting too close to the shutdown level at high line.

OT\_fault\_limit (0x4F): Sets the value at which the rectifier responds to an OT event, sensed by the dc-sec sensor. The response is defined by the OT\_fault\_response register.

OT\_fault\_response (0x50): Sets the response if the output overtemperature exceeds the OT\_Fault\_limit value. The default OT\_fault\_response is hiccup (0xC0). The only two allowable states are latched (0x80) or hiccup.

**OT\_warn\_limit (0x51):** Sets the value at which the rectifier issues a warning when the dc-sec temperature sensor exceeds the warn limit.

Vin\_OV\_fault\_limit (0x55): Sets the value at which the rectifier shuts down because the input voltage exceeds the allowable operational limit. The default Vin\_OV\_fault\_limit is set at 300V<sub>ac</sub>.

Vin\_OV\_fault\_response (0x56): Sets the response if the input voltage level exceeds the Vin\_OV\_fault\_limit value. The default Vin\_OV\_fault\_response is restart (0xC0). The only two allowable states are latched (0x80) and restart (0xC0).

Vin\_UV\_warn\_limit (0x58): This is another warning flag indicating that the input voltage is decreasing dangerously close to the low input voltage shutdown level.

Vin\_UV\_fault\_limit (0x59): Sets the value at which the rectifier shuts down because the input voltage falls below the allowable operational limit.



### **Command Descriptions** (continued)

Vin\_UV\_fault\_response (0x5A): Sets the response if the input voltage level falls below the Vin\_UV\_fault\_limit value. The default Vin\_UV\_fault\_response is restart (0xC0). The only two allowable states are latched (0x80) and restart (0xC0).

**STATUS\_BYTE (0x78):** Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	Unit is busy	0
6	OUTPUT OFF	0
5	VOUT Overvoltage Fault	0
4	IOUT Overcurrent Fault	0
3	VIN Undervoltage Fault	0
2	Temperature Fault or Warning	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

**STATUS\_WORD (0x79):** Returns status\_byte as the low byte and the following high\_byte.

Bit Position	Flag	Default Value
7	VOUT Fault or Warning	0
6	IOUT Fault or Warning	0
5	INPUT Fault or Warning	0
4	MFR SPECIFIC	0
3	POWER_GOOD# (is negated)	0
2	FAN Fault or Warning	0
1	OTHER	0
0	UNKNOWN Fault or Warning	0

**STATUS\_VOUT (0X7A):** Returns one byte of information of output voltage related faults.

<b>Bit Position</b>	Flag	<b>Default Value</b>
7	VOUT OV Fault	0
6	VOUT_OV_WARNING	0
5	VOUT_UV_WARNING	0
4	VOUT UV Fault	0
3 - 0	X	0

**STATUS\_IOUT (0X7B):** Returns one byte of information of output current related faults.

<b>Bit Position</b>	Flag	<b>Default Value</b>
7	IOUT OC Fault	0
6	IOUT OC LV Fault	0
5	IOUT OC Warning	0
4	X	0
3	CURRENT SHARE Fault	0
2	IN POWER LIMITING	)
2	MODE	U
1 - 0	Χ	0

**STATUS\_INPUT (0X7C):** Returns one byte of information of input voltage related faults.

<b>Bit Position</b>	Flag	Default Value		
7	VIN_OV_Fault	0		
6	VIN_OV_Warning	0		
5	5 VIN_UV_ Warning			
4	VIN_UV_Fault	0		
3	Unit OFF for low input	0		
3	voltage	U		
2	IIN_OC_Fault	0		
1 - 0	X	0		

**STATUS\_TEMPERATURE (0x7D):** Returns one byte of information of temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5 - 0	X	0

**STATUS\_CML (0x7E):** Returns one byte of information of communication related faults

<b>Bit Position</b>	Flag	<b>Default Value</b>
7	Invalid/Unsupported Com-	0
/	mand	O
6	Invalid/Unsupported Data	0
5	Packet Error Check Failed	0
4 - 2	X	0
1	Other Communication	0
1	Fault	U
0	X	0

**STATUS\_fans\_1\_2 (0X81):** Returns one byte of information of fan status

<b>Bit Position</b>	Flag	Default
7	Fan 1 fault	0
6	Fan 2 fault	0
5 - 4	X	0
3 - 2	Fan 1 & 2 speed overwritten	0
1 - 0	X	0



### **Read back Descriptions**

Single parameter read back: Functions can be read back one at a time using the read\_word\_protocol with PEC. A command is first sent out notifying the slave what function is to be read back followed by the data transfer.

Analog data is always transmitted LSB followed by MSB. A NA following the PEC byte signifies that the transmission is complete and is being terminated by the 'host'.

1	8		1		8			1	
S Slave address		Wr	А	Co	mm Cod	iand e	,	Д	
				7	7				
		8			I				
S	Slave address		Rd	Α					
			·						
8		1	8		1	8	1		1

0	'	0	ı	0	I	ı
LSB	A	MSB	Α	PEC	No-Ack	Р

Read back error: If the  $\mu$ C does not have sufficient time to retrieve the requested data, it has the option to return all FF's instead of incorrect data.

Read\_fan\_speed 1 & 2 (0x90, 0x91): Reading the fan speed is in Direct Mode returning the RPM value of the fan.

Read\_FRU\_ID (0x99,0x9A,0x9B,0x9E): Returns FRU information. Must be executed one register at a time

-	l		8		1		8			1						
3	5	ć	Slave addre		Wr		А		Command 0x9x		А					
	1		8				1 8				1					
	Sı	r		lave dress	5		Rd	,	Д	В	lyte co x	unt	=	Α		
	8		1	8	1		8	}	1		8		1		1	
By	/te_	1	Α	Byte	A	ı	Byt X	:e_	Α		PEC	No	-Ack		Р	)

Mfr\_ID (0x99): Manufacturer in ASCII – 6 characters maximum.

OmniOn Electric – Critical Power represented as, OmniOn-CP

Mfr\_model (0x9A): Manufacturer model-number in ASCII – 16 characters, for this unit: CC3500AC52TEFBxx

**Mfr\_revision (0x9B):** Total 8 bytes, this is the product series taking the form X:YZ. Each byte is in ASCII format. The series number is read from left to right,

scanned from the series number bar code on the rectifier. Unused characters are filled at the end with

Mfr\_serial (0x9E): Product serial number includes the manufacturing date, manufacturing location in up to 16 characters. For example:

13KZ51018193xxx, is decoded as;

13 - year of manufacture, 2013

KZ – manufacturing location, in this case Matamoros 51 – week of manufacture

018193xxx - serial #, mfr choice

# $\textbf{Manufacturer-Specific PMBus}^{\text{TM}} \textbf{Commands}$

Many of the manufacturer-specific commands read back more than two bytes. If more than two bytes of data are returned, the standard SMBus™ Block read is utilized. In this process, the Master issues a Write command followed by the data transfer from the rectifier. The first byte of the Block Read data field sends back in hex format the number of data bytes, exclusive of the PEC number, that follows. Analog data is always transmitted LSB followed by MSB. A No-ack following the PEC byte signifies that the transmission is complete and is being terminated by the 'host'.

Mfr\_Specific Status and alarm registers: The content and partitioning of these registers is significantly different than the standard register set in the PMBus™ specification. More information is provided by these registers and they are either accessed rapidly, at once, using the 'multi parameter' read back scheme of this document, or in batches of two STATUS and two ALARM registers.

**Status\_summary (0xD0):** This 'manufacturer specific' command is the basic read back returning STATUS and ALARM register data, output voltage, output current, and internal temperature data in a single read. Internal temperature should return the temperature that is closest to a shutdown level.

_										
1	8		1	3	8		1			
S	Slave address Wr		Α	Comi	Command Code		Α			
1		;	8		1	8	8		1	
Sr	a	Slave ddres	s SS	Rd	Α	Byte co	Byte count = 11		А	
8	3	1	8	3	1	8	1		8	1
Stat	us-2	Α	Stat	us-1	Α	Alarm-3	Α	Ala	rm-2	Α



# **Manufacturer-Specific PMBusTM Commands** (continued)

8	1	8	1	8	1
Alarm-1	Α	Voltage LSB	Α	Voltage MSB	Α

8	1	8	1
Current-LSB	Α	Current-MSB	Α

8	1	8	1
Temperature-LSB	Α	Temperature-MSB	Α

8	1	1
PEC	No-Ack	Р

**Status\_unit(0xD1):** This command returns the STATUS -2 and STATUS-1 register values using the standard 'read' format.

Bit Position	Flag	Default Value
7	PEC Error	0
6	OC [hiccup=1,latch=0]	1
5	Invalid_Instruction	0
4		Х
3	OR'ing Test Failed	0
2	n/a	0
1	Data_out_of_range	0
0	Remote ON/OFF [HI = 1]	Х

Status 2

**Oring fault:** Triggered either by the host driven or'ing test or by the repetitive testing of this feature within the rectifier. A destructive fault would cause an internal shutdown. Success of the host driven test depends on power capacity capability which needs to be determined by the external processor. Thus a non-destructive or'ing fault does not trigger a shutdown.

<b>Bit Position</b>	Flag	<b>Default Value</b>
7	OT [Hiccup=1, latch=0]	1
6	OR'ing_Test_OK	0
5	Internal_Fault	0
4	Shutdown	0
3	Service LED ON	0
2	External_Fault	0
1	LEDs_Test_ON	0
0	Output ON (ON = 1)	Х

Status 1

**Status\_alarm (0xD2):** This command returns the ALARM-3 - ALARM-1 register values.

Bit Position	Flag	Default Value
7	Interlock open	0
6	Fuse fail	0
5	PFC-DC communications fault	0
4	DC-I <sup>2</sup> C communications fault	0
3	AC monitor communications fault	0
2	X	0
1	X	0
0	Or'ing fault	0

Alarm 3

<b>Bit Position</b>	Flag	<b>Default Value</b>
7	FAN_Fault	0
6	No_Primary	0
5	Primary_OT	0
4	DC/DC_OT	0
3	V₀ lower than BUS	0
2	Thermal sensor filed	0
1	Stby_out_of_limits	0
0	Power_Delivery	0

Alarm 2

**Power Delivery:** If the internal sourced current to the current share current is > 10A, a fault is issued.

<b>Bit Position</b>	Flag	<b>Default Value</b>
7	POWER LIMIT	0
6	PRIMARY Fault	0
5	OT_Shutdown	0
4	OT_Warning	0
3	IN OVERCURRENT	0
2	OV_Shutdown	0
1	VOUT_out_of_limits	0
0	VIN_out_of_limits	0

Alarm 1

Read\_Fan\_speed (0 x D3): Returns the commanded speed in percent and the measured speed in RPM. If a fan does not exist, or if the command is not supported the unit return 0x00.

1	7	1	1	8	1
S	Slave address	Wr	Α	Command 0xE1	Α

1	8		1	8	1
Sr	Slave Address	Rd	Α	Byte count = 6	Α

8	1	8	1	8	1	8	1
Adj%-LSB	Α	Adj%-MSB	Α	Fan1-LSB	Α	Fan1 - MSB	Α

	8	1	8	1	8	1	1
Fa	an2 - LSB	Α	Fan2 - MSB	Α	PEC	No-ack	Р



# Manufacturer-Specific PMBusTM Commands (continued)

**Read input string (0xD4):** Reads back the input voltage and input power consumed by the rectifier.

1		7	1		]		8		
S	Slave address		Wr		А	Command Code 0xDC			
1	1	7			1		1		
Α	Sr	Slave Address			R	d	Α		

8	1	8	1	8	1	
Byte Count = 4	Α	Voltage - LSB	Α	Voltage - MSB	A	

8 1		8	1	8	1	1
Power - LSB	Α	Power - MSB	Α	PEC	No-ack	Ρ

**Read\_firmware\_rev [0 x D5]:** Reads back the firmware revision of all three  $\mu$ C in the Rectifier.

1	7 1			1		1	
S	Slave	Wr	А	Con	Α		
1	1	7		1	1	8	1
А	Sr	Slave Address		Rd	А	Byte Count = 6	А

8	1	8	1
Primary major rev	Α	Primary minor rev	Α

8	1	8	1
Secondary major rev	Α	Secondary minor rev	Α

8	1	8	1	8	1	1
I <sup>2</sup> C major rev	Α	I <sup>2</sup> C revision	Α	PEC	No-ack	Р

Read\_run\_timer [0xD6]: This command reads back the recorded operational ON state of the power supply in hours. The operational ON state is accumulated from the time the power supply is initially programmed at the factory. The power supply is in the operational ON state both when in standby and when it delivers main output power. Recorded capacity is approximately 10 years of operational state.

1	7 1		1		1	
S	Slave address	Wr	A	Command Code 0xDE		А
1	7		1	1	8	1
Sr	Slave Address		Rd	А	Byte count = 3	Α

8	1	8	1	8	1
Time - LSB	Α	Time	Α	Time - MSB	Α

8	1	1
PEC	No-ack	Р

**EEPROM record :** The  $\mu$ C contains 64 bytes of reserved EEPROM space for customer use. Command (0xD9) is used to store/retrieve into the lower 32 bytes of the memory space and command (0xF4) is used to store/retrieve into the upper 32 bytes of the memory space.

To store contents into the EEPROM space;

1	7	1	1	8	1
S	Slave address	Wr	А	Command Code 0xD9 or 0x F4	А

8	1
Byte count	Α

8	1
First_ Byte	Α

8	1
last - byte	Α

8	1	1
PEC	Α	Р

To read contents from the EEPROM space

1	7	1	1	8	1
S	Slave address	Wr	А	Command Code 0xD9 or 0x F4	Α

1	7	1	1	8	1
Sr	Slave address	Rd	Α	Byte count≤32	А

8	1	
Byte 1	Α	

8	1
Byte ≤ 32	А

8	1	1
PEC	No-ack	Р

### Test Function (0xDF)

Bit	Function	State
7	25ms stretch for factory	l= stretch ON
/	use	1- Stretch ON
5 - 6	reserved	
4	Or'ing test	1=ON, 0=OFF
2 - 3	reserved	
1	Service LED	1=0N, 0=0FF
0	LED test 1=ON, 0=OF	



# Manufacturer-Specific PMBusTM Commands (continued)

**LEDS test ON:** Will turn-ON simultaneously the front panel LEDs of the Rectifier sequentially 7 seconds ON and 2 seconds OFF until instructed to turn OFF. The intent of this function is to provide visual identification of the rectifier being talked to and also to visually verify that the LEDs operate and driven properly by the micro controller

**LEDS test OFF:** Will turn-OFF simultaneously the four front panel LEDs of the Rectifier.

**Service LED ON:** Requests the rectifier to **flash**-ON the Service (ok-to-remove) LED. The **flash** sequence is approximately 0.5 seconds ON and 0.5 seconds OFF

**Service LED OFF:** Requests the rectifier to turn OFF the Service (ok-to-remove) LED.

**OR'ing Test:** This command verifies functioning of output OR'ing. At least two paralleled rectifiers are required. The host should verify that N+1 redundancy is established. If N+1 redundancy is not established the test can fail. Only one rectifier should be tested at a time.


Verifying test completion should be delayed for approximately 30 seconds to allow the rectifier sufficient time to properly execute the test.

Failure of the isolation test is not considered a rectifier FAULT because the N+1 redundancy requirement cannot be verified. The user must determine whether a true isolation fault indeed exists.

#### **Dual Master Control:**

Two independent I<sup>2</sup>C lines and Alert# signals provide true communications redundancy allowing two independent controllers to sequentially control the rectifier.

A short or an open connection in one of the I<sup>2</sup>C lines does not affect communications capability on the other I<sup>2</sup>C line. Failure of a 'master' controller does not affect the rectifiers and the second 'master' can take over control at any time when the bus is idle.



Conceptual representation of the dual I2C bus system.

The Alert# line exciting the rectifier combines the Alert# functions of rectifier control and dual\_bus\_control.

**Status\_bus (0xD7):** Bus\_Status is a single byte read back. The command can be executed by either master at any time independent of who has control.

The  $\mu$ C may issue a clock stretch, as it can for any other instruction, if it requires a delay because it is busy with other activities.

Automatically resetting into the default state requires the removal of bias supply from the controllers.

Bit	Flag	Default Value
7	Bus 1 command error	0
6	Bus 1 Alert# enabled	0
5	Bus 1 requested control	0
4	Bus 1 has control of the PS	0
3	Bus 0 command error	0
2	Bus 0 Alert# enabled	0
1	Bus 0 requested control	0
0	Bus 0 has control of the PS	1

**Command Execution:** The master not in control can issue two commands on the bus, take\_over\_bus\_control and clear\_faults

**Take\_over\_Bus\_Control(0xD8):** This command instructs the internal  $\mu$ C to switch command control over to the 'master' that initiated the request.

Actual transfer is controlled by the I²C selector section of the  $\mu$ C. A bus transfer only occurs during an idle state when the 'master' currently in control (in the execution process of a control command) has released the bus by issuing a STOP command. Control can be transferred at any time if the 'master' being released is executing a read instruction that does not affect the transfer of command control. Note; The  $\mu$ C can handle read instructions from both busses simultaneously.

The command follows  $PMBus^{TM}$  standards and it is not executed until the trailing PEC is validated.



### **Dual Master Control:** (continued)

**Status Notifications:** Once control is transferred both Alert# lines should get asserted by the  $I^2C$  selector section of the  $\mu C$ . The released 'master' is notified that a STATUS change occurred and he is no longer in control. The connected 'master' is notified that he is in control and he can issue commands to the rectifier. Each master must issue a clear\_faults command to clear his Alert# signal.

If the Alert# signal was actually triggered by the rectifier and not the  $I^2C$  selector section of the  $\mu C$ , then only the 'master' in control can clear the rectifier registers.

Incomplete transmissions should not occur on either bus.

### **General performance descriptions**

**Default state:** Rectifiers are programmed in the default state to automatically restart after a shutdown has occurred. The default state can be reconfigured by changing non-volatile memory (Store\_user\_code).

#### Delayed overcurrent shutdown during startup:

Rectifiers are programmed to stay in a constant current state for up to 20 seconds during power up. This delay has been introduced to permit the orderly application of input power to a subset of paralleled rectifiers during power up. If the overload persists beyond the 20 second delay, the rectifier will revert back into its programmed state of overload protection.

**Unit in Power Limit or in Current Limit:** When output voltage is > 36V<sub>DC</sub> the Output LED will continue blinking. When output voltage is < 36V<sub>DC</sub>, if the unit is in the RESTART mode, it goes into hiccup. When the unit is ON the output LED is ON, when the unit is OFF the output LED is OFF.

When the unit is in latched shutdown the output LED is OFF.

Restart after a latchoff: PMBus™ fault\_response commands can be configured to direct the rectifier to remain latched off for over\_voltage, over\_temperature and over\_current.

To restart after a latch off either of five restart mechanisms are available.

- The hardware pin **ON/OFF** may be cycled OFF and then ON.
- 2. The unit may be commanded to restart via i<sup>2</sup>c through the Operation command by cycling the output OFF followed by ON.
- 3. Remove and reinsert the unit.
- 4. Turn OFF and then turn ON AC power to the unit.
- 5. Changing firmware from latch off to restart.

Each of these commands must keep the rectifier in the OFF state for at least 2 seconds, with the exception of changing to restart.

A successful restart shall clear all alarm registers, set the **restarted successful** bit of the **Status\_2** register.

A power system that is comprised of a number of rectifiers could have difficulty restarting after a shutdown event because of the non-synchronized behavior of the individual rectifiers. Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.

A synchronous restart can be implemented by;

- Issuing a GLOBAL OFF and then ON command to all rectifiers,
- 2. Toggling Off and then ON the ON/OFF (ENABLE) signal
- 3. Removing and reapplying input commercial power to the entire system.

The rectifiers should be turned OFF for at least 20 – 30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual rectifiers.

**Auto\_restart:** Auto-restart is the default configuration for over-current and over-temperature shutdowns. These features are configured by the **PMBus<sup>TM</sup>** fault\_response commands

An overvoltage shutdown is followed by three attempted restarts, each restart delayed 1 second, within a 1 minute window. If within the 1 minute window three attempted restarts failed, the unit will latch OFF. If within the 1 minute less than 3 shutdowns occurred then the count for latch OFF resets and the 1 minute window starts all over again



### **Fault Management**

The rectifier recognizes that certain transitionary states can occur before a final state is reached. The STATUS and ALARM registers will not be frozen into a notification state until the final state is reached. Once a final state is reached the Alert# signal is set and the STATUS and ALARM registers will not get reinstated until a clear\_faults is issued by the master. The only exception is that additional state changes may be added to the original list if further changes are noted.

The rectifier differentiates between **internal faults** that are within the rectifier and **external faults** that the rectifier protects itself from, such as overload or input voltage out of limits. The FAULT LED, FAULT PIN or i²c alarm is not asserted for EXTERNAL FAULTS. Every attempt is made to annunciate External Faults. Some of these annunciations can be observed by looking at the input LEDs. These fault categorizations are predictive in nature and therefore there is a likelihood that a categorization may not have been made correctly.

**Input voltage out of range:** The Input LED will continue blinking as long as sufficient power is available to power the LED. If the input voltage is completely gone the Input LED is OFF.

### **State Change Definition**

A **state\_change** is an indication that an event has occurred that the MASTER should be aware of. The following events shall trigger a **state\_change**;

- Initial power-up of the system when AC gets turned ON. This is the indication from the rectifier that it has been turned ON. Note that the master needs to read the status of each rectifier to reset the system\_interrupt.
- Any changes in the bit pattern of either the PMBus standard STATUS or the mfr\_specific STATUS registers should trigger the Alert# signal.

#### Hot plug procedures

Careful system control is recommended when hot plugging a rectifier into a live system. It takes about 1 second for a rectifier to configure its address on the bus based on the analog voltage levels present on the backplane. If communications are not stopped during this interval, multiple rectifiers may respond to specific instructions because the address of the hot plugged rectifier always defaults to xxxx000 until the rectifier

configures its address. The system can detect the hotplug activity by polling the unit\_present signal pin.

The one exception for this instruction delay recommendation is execution of a 'global or broadcast' instruction to all rectifiers simultaneously which does not utilize the rectifier's own address.

The recommended procedure for hot removal in controller based systems is the following: The system controller should signal the craft person which rectifier is to be removed. This is suggested so that the correct rectifier is removed by the craft person. The controller turns the service LED ON, thus informing the installer that the identified rectifier can be removed from the system. The system controller should then poll the rectifier\_present signal to verify when the rectifier is re-inserted. Once the re-insertion is detected, the system controller should time out for 1 second before sending out a non-'global or broadcast' address based instruction. At the end of the time out all communications can resume.

The hot-plugged rectifier will turn ON to the voltage level set by the  $V_{prog}$  pin. As described in the section on setting the  $V_{prog}$  pin, the system needs to set the output voltage to a level that would not cause harm or malfunction. For this rectifier the recommended output voltage setting would be  $18V_{dc}$ .

The rectifier would stay at this level until a firmware instruction tells it to change its setting.

For systems controlled via the V<sub>prog</sub> pin (output controlled by hardware instead of firmware) no special settings or configurations are required.

#### **Failure Predictions**

Alarm warnings that do not cause a shutdown are indicators of potential future failures of the rectifier. For example, if a thermal sensor failed, a warning is issued but an immediate shutdown of the rectifier is not warranted.

Another example of potential predictive failure mechanisms can be derived from information such as fan speed when multiple fans are used in the same rectifier. If the speed of the fans varies by more than 20% from each other, this is an indication of an impending fan wear out.

The goal is to identify problems early before a protective shutdown would occur that would take the rectifier out of service.



### Failure Prediction (continued)

**Information only alarms:** The following alarms are for information only, they do not cause a shutdown

- Over temperature warning
- V<sub>out</sub> out-of-limits
- Output voltage lower than bus
- Unit in Power Limit
- Thermal sensor failed
- Or'ing (Isolation) test failure
- Power delivery
- Stby out of limits
- Communication errors


#### Remote upgrade

This section describes at a high-level the recommended re- programming process for the three internal micro controllers inside the rectifier when the re-programming is implemented in live, running, systems.

The process has been implemented in visual basic by OmniOn Critical Power for controller based systems positioned primarily for the telecommunications industry. OmniOn Critical Power will share its development with customers who are interested to deploy the re-programming capability into their own controllers.

For some customers internal system re-programming is either not feasible or not desired. These customers may obtain a re- programming kit from OmniOn Critical Power. This kit contains a turn-key package with the re-program firmware.

Conceptual Description: The rectifier contains three independent  $\mu$ Controllers. The boost (PFC) section is controlled by the primary  $\mu$ Controller. The secondary DC-DC converter is controlled by the secondary  $\mu$ Controller, and I²C communications are being handled by the I²C Interface  $\mu$ Controller.



Each of the  $\mu$ Controllers contains a **boot loader** section and an **application** section in memory. The purpose of the boot loader section is to facilitate the upgrading capability described here. All the commands for upgrading and memory space

required for incrementally changing the application code are in this section. The application section contains the running code of the rectifier.

The system controller receives the upgrade package. It should first check whether an upgrade is required followed by upgrading those processors, one at a time, that are required to be upgraded. Each processor upgrade needs to be validated and once the upgrade is successfully completed the boot loader within each processor will permit the application to run after a reset. If the validation fails the boot loader will stay in its section. The system controller can attempt another upgrade session to see if it would complete successfully.

**The Upgrade Package:** This package contains the following files;

- Manifest.txt The manifest describes the contents of the upgrade package and any incidental information that may be useful, for example, what this upgrade contains or why is this upgrade necessary. This file contains the version number and the compatibility code of the upgraded program for each of the three processors
- Program.bin The upgraded program contents are located here. Each processor to be upgraded will have its own file.

Below is an example of an upgrade package

- Contents of the upgrade are in a zip file CC3x00AC52TEZ.zip
- Unzipping the contents shows the following files CC3x00AC52TEZ.pfc.bin CC3x00AC52TEZ.sec.bin manifest.txt
- Opening manifest.txt shows the following
- # Upgrade manifest file# Targets: CC3x00AC52TEZ PFC and SEC# Date: Tue 01/14/2014 14:25:09.37
- Program contents
  >p,CP3x00AC52TE\_P01, CP3x00AC52TEZ \_PFC.bin,1.18
  >s, CP3x00AC52TE \_S01, CP3x00AC52TEZ \_SEC.bin,1.1

Compatibility New Revision number

**Upgrade Status Indication:** The FAULT LED is utilized for indicating the status of the re-programming process.

# Notes:



### Failure Prediction (continued)

Status	<b>Fault LED</b>	Description
Idle	OFF	Normal state
In boot block	Wink	Application is good
Upgrading	Fast blink	Application is erased or programming in progress
Fault	ON	Erase or re-program failed

Wink: 0.25 seconds ON, 0.75 seconds OFF Fast Blink: 0.25 seconds ON. 0.25 seconds OFF

### **Upgrade** procedure

- Initialization: To execute the re-programming/ upgrade in the system, the rectifier to be re-programmed must first be taken OFF-line prior to executing the upgrade. If the rectifier is not taken OFF-line by the system controller, the boot loader will turn OFF the output prior to continuing with the re-programming operation.
  - Note: Make sure that sufficient power is provided by the remaining on-line rectifiers so that system functionality is not jeopardized.
- 2. Unzip the distribution file
- 3. Unlock upgrade execution protection by issuing the command below;


Password(0xE0): This command unlocks the upgrade commands feature of the rectifier by sending the characters 'UPGD'.

1	8		1	1 8		8	1
S	Slave addr	Wr	Α	Cmd – 0xE0	Α	Byte count - 4	А

8	1	8	1	8	1	1
Byte 0 - U	Α	 Byte 4 - D	Α	PEC	Α	Р

4. Obtain a list of upgradable processors (optional)

**Target list(0xE1):** This command returns the upgradable processors within the rectifier. The byte word is the ASCII character of the processor (p, s, and i). The command is optional to the user for information only.



1	8		1	8	1
S	Slave addr	Rd	Α	Byte count - n	Α

8	1	8	1	8	8	1
Byte 0 - U	Α	 Byte - n	Α	PEC	No-Ack	Р

Potential target processors are the following:

p - primary (PFC)

s – secondary (DC-DC)

 $i - I^2C$ 

5. Verify upgrade compatibility by matching the upgrade compatibility code in the manifest.txt file to the rectifier compatibility code of the target processor.

**Compatibility code (0xE2):** This read command consists of up to 32 characters defining the hardware configuration:

1	8		1	8	1	8	_
S	Slave addr	Wr	Α	Cmd – 0xE2	Α	Target - x	Α

1	8		1 8		1	8	1
S	Slave addr	Rd	Α	Byte count=32	Α	Byte 0	Α

8	1	8	8	1
 Byte - 31	Α	PEC	No-Ack	Р

Where Target-x is an ASCII character pointing to the processor to be updated;

p - primary (PFC)

s – secondary (DC-DC)

 $i - I^2C$ 

6. Check the software revision number of the target processor in the rectifier and compare it to the revision in the upgrade. If the revision numbers are the same, or the rectifier has a higher revision number then no upgrade is required for the target processor.

**Software revision(0xE3):** This command returns the software revision of the target.

1		8			1		8	3		1		8			1
S	Slav adc	ve dr	٧	Vr	А	, C	Cmd -	- 0xE3	5 ,	А	Tar	ge	t – x		Α
1	8	8		1			8		1				1	l	
Sr	Slave addr	e r	Rd	_	١.	Byte count= 7				4	Major revision			A	4
	8		1			8 1		8	8	1		8	1		
r	Minor evisior	์ า		Α		mo	onth	А	d	ay	А	ує	ear <sup>22</sup>	Δ	`
	8	1 1			8		1	8			1		1		
	hrs	1	_	ı	mir	า	A	PEC		No	o – Ac	ck	P		

<sup>&</sup>lt;sup>22</sup> Last two digit



### **Upgrade procedure** (continued)

7. Verify the capability of each processor

**Memory capability (0xE4):** Provides the specifics of the capability of the device to be reprogrammed

1		8		1	8		8	1		8	1
S	Slav add	e r	Wr	А	Cmd – 0xE4		Α	Т	Target – x		
1		8		1	1 8			1		8	
Sr	Slav add	e r	Rd	А	Byte count= 7		Α	١	Max Bytes	А	
	8	1		8		1	8		1	8	1
ET	- LSB	Α	ΕT	T - MSB		Α	BT - LS	В	Α	BT - MSB	Α

8	1	8	1	8	1	1
App_CRC_LSB	Α	App_CRC_MSB	Α	PEC	No - Ack	Р

Where the fields definition are shown as below

Max Bytes	Maximum number of bytes in a data
ET	Erase time for entire application space
BT	Data packet write execution time (uS)
APP_CRC	Application CRC-16 – returns the application CRC-16 calculation. Reading these register values, if the application upload CRC-16 calculation returns an invalid, provides the mismatch information to the host program. (See application status(0xE5) command)

This information should be used by the host processor to determine the max data packet size and add appropriate delays between commands.

8. Verify availability: The Application status command is used to verify the present state of the boot loader.

**Application status (0xE5):** Returns the Boot Loader's present status

1	8	1	3	3	1	8	1	
S	Slave addr	Wı	r Δ	Cmd -	- OxE	5 A	Target – x	А
1	8		1	8	1	8	8	1
Sr	Slave addr	Rd	А	Status	А	PEC	No – Ack	Р

#### Status bits

0x00	Processor is available	0x10	Reserved
0x01			Reserved
0x02	CRC-16 invalid	0x40	Manages downstream µC
0x04	Sequence out of order	0x80	In boot loader
80x0	Address out of range		

Page 34

Status of the application should be checked after the execution of successive commands to verify that the commands have been properly executed.

9. Issue a Boot Loader command with the enter boot block instruction

**Boot loader (0xE6):** This command manages the upgrade process starting with entering the sector, erasing the present application, indicating completion of the upload and finally exiting from the boot sector, thereby turning over control to the uploaded application.

1	7	7	7	7	8		1	8	1
S	Sla ado	ve dr	Wr	А	Cm	nd – 0xE	6 A	Target – x	А
	8	1	8	3	1	1			

Data:

1=enter boot block (software reboot)

PEC

2=erase

Data

3=done

4=exit<sup>23</sup> boot block (watchdog reboot)

**Note:** The target  $\mu$ C field is ignored for enter and exit commands. During this process if the output of the rectifier was not turned OFF the boot loader will turn OFF the output

- Erase and program each μC using the Boot Loader command, starting with the PFC.
- 11. Wait at least 1 second after issuing en erase command to allow the µC to complete its task.
- 12. Use command 0xE5 to verify that the PFC  $\mu$ C is erased. The returned status byte should be 0x81.
- 13. Use the Data Transfer command to update the application of the target  $\mu C$ .

**Data transfer (0xE7):** The process starts with uploading data packets with the first sequence number (0x0000).

1	8		1		8		1	8		1	
S	Slave addr		V	r A	Cmd – 0xE7		А	Target – x		А	
	8 1 8			1		8	3	1			
Sec	q – LSB	Α	<b>\</b>	Seq –	MSB	A	Byte	e Co	ount = n	A	

		_				
8	1	8	1	8	1	1
Byte 0	Α	 Byte - n-1	Α	PEC	Α	Р

<sup>&</sup>lt;sup>23</sup> The 'exit boot block' command is only successful if all applications are valid, otherwise, control remains in the boot block



### **Upgrade procedure** (continued)

After completion of the first data packet upload the Boot loader increments the sequence number. A subsequent read to the boot loader will return the incremented sequence number and a STATUS byte. This is a validity check to ensure that the sequence number is properly kept. The returned STATUS byte is the same as the application status response. It is appended here automatically to save the execution of another command. It should be checked to ensure that no errors are flagged by the boot loader during the download. If an error occurred, terminate the download load and attempt to reprogram again.

1		8					1			8		1	
		)					1			0		'	
S	5	Slave addr			Wr		А	Cmd – 0xE4			А	`	
1		8				1	8			1			
Sr	Slav	e ac	ddr	Rd	,	4	E	Byte count = 3				Α	
	1	8 8		1		8		1	8		1	1	
Sec	-LSB	Α	Seq-MSB		3 A	,	Stat	us	Α	PEC	No-	- Ack	Р

Sequence number validation takes place after each data block transfer. The next data block transfer starts with the sequence number received from the boot loader.


The host keeps track of the upload and knows when the upload is completed.

- 14. Execute a Boot loader command to tell the PFC  $\mu$ C that the transfer is done.
  - At the completion signal, the PFC  $\mu$ C should calculate the PEC value of the entire application. The last two bytes of the loaded application were the CRC-16 based PEC calculation.
  - Wait for at least 1 second to allow time for the PFC  $\mu$ C to calculate the error checking value.
- 15. Execute an Application status command to verify that the error check is valid. The returned status should be 0x80.
- 16. Execute a Boot loader command to exit boot block. Upon receipt of the command the PFC  $\mu$ C will transfer to the uploaded application code.
- 17. Wait for at least 1 second.
- 18. Use command 0xE1 to verify that the PFC  $\mu$ C is now in the application code. The returned status data bte should be 0x00
- 19. Repeat the program upgrade for the Secondary and  $I^2C \mu C's$ , if included in the upgrade package.

### **Product Ordering code**

Although the Ordering code number is not required for the upgrade process in its present form, it may be useful when upgrading multiple version of the same product in order to differentiate product upgrade requirements.

### Product Ordering code ( 0 X E8):



**Error handling:** The Boot loader will not start the application if errors occurred during the re-program stage. The controlling program could restart the upgrade process or terminate the upgrade and remove the offending rectifier from service.

#### Black box

Contents of the black box and more detailed information about the specifics of the feature are described in a separate document. The intent here is to provide a high level summary This feature includes the following;

- 1. A rolling event Recorder
- 2. Operational Use Statistics

#### The rolling event recorder

The purpose of the black box is to provide operational statistics as well as fault retention for diagnostics following either recoverable or non-recoverable fault events. Sufficient memory exists to store up to 5 time-stamped snapshot records (pages) that include the state of the status and alarm registers and numerous internal measurement points within the rectifier. Each record is stored into nonvolatile memory at the time when a black box trigger event occurs. Once five records are stored, additional records over-write the oldest record.

The memory locations will be cleared, when the product is shipped from the OmniOn factory.



### Black Box (continued)

#### Operational use statistics

This feature of the black box includes information on the repetition and duration of certain events in order to understand the long-term operational state of the rectifier. The events are placed into defined buckets for further analysis. For example; the rectifier records how long was the output current provided in certain load ranges.

### Accessing the event records

The event records are accessed by uploading the entire contents of the black box of the rectifier into a folder assigned by the user. Within the I<sup>2</sup>C protocol this upload is accomplished by the upload\_black\_box (0xF0) command described below. OmniOn provides a Graphical User Interface (GUI) that de-codes the contents of the black box into a set of records that can be reviewed by the user.

**Upload black box(0xF0):** This command executes the upload from the rectifier to a file of the user's choice.

The 100ms delay prior to the restart is mandatory to provide enough time for the rectifier to gather the required data from the secondary DSP controller.

1	8		1	8	1
S	Slave addr	Wr	Α	Cmd – 0xF0	Α

8	1	8	1
Start address - msb	Α	Start address - Isb	А

8	1	
Length = N (≤32)	Α	delay 100ms

1	8		1	8	7	8	1
S	Slave addr	Rd	А	Length ≤ 32	۷	Byte 0	А

,	8	1	8	8	1
	Byte N-1	Α	PEC	No-Ack	Р

If a transmission error occurs, or if the uC did not receive the data from the DSP, the uC may set the length to 0, issue a PEC and terminate the transmission.

The data array supported by rev 1.3 of the OmniOn Interface Adapter is  $32 \times 64$  comprising 2048 bytes of data.






Table 1: Alarm and LED state summary

			ier LED ate			Monitorir	ng Signals	
Condition	AC OK Green	DC OK Green	Service Amber	Fault Red	Fault	отw	PG	Module Present
ОК	1	1	0	0	HI	HI	HI	LO
Thermal Alarm (5C before shutdown)	1	1	1	0	HI	LO	HI	LO
Thermal Shutdown	1	0	1	1	LO	LO	LO	LO
Defective Fan	1	?24	0	1	LO	HI	LO	LO
Blown AC Fuse in Unit	1	0	0	1	LO	HI	LO	LO
AC Present but not within limits	Blinks	0	0	0	HI	HI	LO	LO
AC not present <sup>1</sup>	0	0	0	0	HI	HI	LO	LO
Boost Stage Failure	1	0	0	1	LO	HI	LO	LO
Over Voltage Latched Shutdown	1	0	0	1	LO	HI	LO	LO
Over Current	1	Blinks	0	0	HI	HI	Pulsing <sup>4</sup>	LO
Non-catastrophic Internal Failure <sup>2</sup>	1	1	0	1	LO	HI	HI	LO
Standby (remote)	1	0	0	0	HI	HI	LO	LO
Service Request (PMBus mode)	1	1	Blinks	0	HI	HI	HI	LO
Communications Fault (RS485 mode)	1	1	0	Blinks	HI	HI	HI	LO

 $<sup>^{\</sup>mbox{\tiny 1}}\mbox{This}$  signal is correct if the rectifier is back biased from other rectifiers in the shelf .

### **Table 2: Signal Definitions**

All hardware alarm signals (Fault#, PG#, OTW#) are open drain FETs. These signals need to be pulled HI to either 3.3V or 5V. Maximum sink current 5mA. An active LO signal (<  $0.4V_{DC}$ ) state. All signals are referenced to LGND unless otherwise stated.

<b>Function</b>	Label	Type	Description
Output control	ON/OFF	Input	If shorted to Logic_GRD main output is ON in Analog or PMBus mode.
Power Good Warning	PG#	Output	Open drain FET; Changes to LO if an imminent loss of the main output may occur.
I <sup>2</sup> C Interrupt	Alert#_0/	Output	Active LO.
Rectifier Fault	Fault#	Output	An open drain FET; normally HI, changes to LO.
Module Present	MOD_PRES	Output	Short pin, see Status and Control description for further information on this
Interlock	Interlock	Input	Short pin, controls main output during hot-insertion and extraction. Ref: $V_{out}$ ( - )
Protocol select	Protocol	Input	Selects operational mode. Ref: $V_{out}$ ( - ). No-connect PMBus, $10k\Omega$ - RS485
Margining	Vprog	Input	Changes the set point of the main output.
Over-Temperature	OTW#	Output	Open drain FET; normally HI, changes to LO 5°C prior to thermal shutdown.
i <sup>2</sup> c address	Unit_ID	Input	Voltage level selecting the A3 – A0 bits of the address byte
i <sup>2</sup> c address	Rack_ID	Input	Voltage level selecting the A3 – A0 bits of the address byte
Back bias	8V_INT	Bi-direct	Used to back bias the DSP from operating Rectifiers. Ref: V <sub>out</sub> ( - ).
Standby power	5VA	Output	5V at 2A provided for external use
Current Share	Ishare	Bi-direct	A single wire active-current-share interconnect between rectifiers Ref: $V_{out}$ (-).
I <sup>2</sup> C Line 0	SCL_0	Input	PMBus line 0.
I <sup>2</sup> C Line 0	SDA_0	Bi-direct	PMBus line 0.
I <sup>2</sup> C Line 1	SCL_1	Input	PMBus line 1.
I <sup>2</sup> C Line 1	SDA_1	Bi-direct	PMBus line 1.
RS485 Line	RS_485+	Bi-direct	RS485 line +
RS485 Line	RS_485-	Bi-direct	RS485 line -

<sup>&</sup>lt;sup>24</sup> A single fan fault may not cause a shutdown. Shutdown is controlled by internal unit temperatures. A double fan fault causes an immediate shutdown.

<sup>&</sup>lt;sup>2</sup> Any detectable fault condition that does not cause a shutting down. For example, ORing FET failure, boost section out of regulation, etc.


<sup>&</sup>lt;sup>3</sup> Signal transition from HI to LO is output load dependent


 $<sup>^{\</sup>rm 4}$  Pulsing at a duty cycle of 1ms as long as the unit is in overload.



### **Mechanical Outline**

### **Dimensions**








**Rear View** 

### Shelf insertion keying

The cover of the rectifier is notched to ensure that it gets inserted into the correct shelf. The notch is located to accept the key in position 2 (-24V location in original design).




### Output Connector TE: 3-6450832-8, or FCI: 10106262-7006001LF

Mating Connector: right angle PWB mate – all pins: **TE** – 1-6450872-6, **FCI** – 10106264-7006001LF;

right angle PWB mate except pass-thru input power: TE - 6450874-3,

**FCI** – 10106265-70CB001LF



	SIGNAL					OUTPUT POWER			INPUT POWER				
	6	5	4	3	2	1	P7	P6	P5	P4	P3	P2	ΡΊ
А	SCL_0	MOD_PR ES	PG#	LOGIC_ GRD	RS_485 +	Slot_ID							
В	SCL_1	OTW#	Alert# _0	Alert#_1	RS_485-	8V_INT	V_OUT	V_OUT	V_OUT	V_OUT	EARTH	LINE-2	LINE-1
С	SDA_0	Vprog	ON/OFF	Rack_ID	Ishare	Protoco	(-)	(+)	(+)	(-)	(GND)	(Neutral)	(HOT)
D	SDA_1	Fault#	5VA	Unit_ID	Interloc k	Shelf_ID							

Note: Connector is viewed from the rear positioned inside the rectifier

Signal pins columns 1 and 2 are referenced to V\_OUT(-). Slot\_ID and Shelf\_ID are used only with RS485 communications.

Signal pins columns 3 through 6 are referenced to Logic GRD

Last to make-first to break shortest pin

First make-last to break longest pin implemented in the mating connector

Earth



### **Conformal Coated Product**

The rectifier can be ordered with conformal coating for additional protection against either humidity or dust born particles. Below are the basic processes

- 1. Conformal coating applied to both sides of the main board and control cards. Connector connections are masked to ensure that the coating does not penetrate connector contacts.
- 2. CMPDI conformal coating applied on indicated areas without masking all exposed SMT components, solder joints, open traces, thru-hole leads and vias on the bottom of the pcb. Overspill on adjacent components is acceptable.
- 3. Coating material: Liquid HUMISEAL 1A33 POLYURETHANE CONFORMAL COATING. OmniOn ORDERING CODE: 450023185. HUMISEAL PART NUMBER: 1A33 PB65
- 4. Minimum 3 mils thickness applied as uniformly as possible
- 5. Cured fully before sheet metal assembly. Curing process: 11HR @ 88°C
- 6. Conformal coating passes standard IPC-A-610 Class 2

### **Front Panel LEDs**

	Analog Mode	I <sup>2</sup> C Mode	RS485 Mode	
		ON: Input ok		
□ ~		Blinking: Input out of limits		
П <del></del>	-	– <b>ON:</b> Output ok ———	<b></b>	
		Blinking: Overload		
□ 🛠	ON Over temperature Warning	ON: Over-temperature Warning	<b>ON:</b> Over-temperature Warning	
L X	<b>ON:</b> Over-temperature Warning	Blinking: Service	ON: Over-temperature warning	
			ON: Fault	
	ON: Fa	ON: Fault		
	<b>ON:</b> Fa	ault	Blinking: Not communicating	



### **Appendix**

### Bus transfer reporting:

	The events below concentration issued. The system controller						
	status of the power supply be						
	lose whatever information m	iay be in th I	ne status I	registers I	5. 	I	
		_	_	Status	Status	Status	
	operation	Alert#1	Alert#0	_bus	Status _word	_cml	
1	i²c1-command sent, not in control	1	0	0xC1	0x0000	0x00	
2	i²c1 issues a clear_faults	0	0	0x01	0x0000	0x00	- -
3	i²c0 in control, unit issues a fault	1	1	0x01	eventl	0x00	
4	i²c1 takes over control	1	1	0x74	eventl	0x00	1
5	i²c1 read system status	1	1	0x74	event1	0x00	controller needs to read status before clearing the registers.
6	i²c1 issues a clear_faults	0	1	0x14	0x0000	0x00	Assuming that the event has cleared
7	i²c0 reads system status	0	1	0x14	0x0000	0x00	the Alert remains because of status_bus, not because of unit fault
8	i²c0 issues clear faults	0	0	0x10	0x0000	0x00	
	i200 in control unit issues a						-
9	i²c0 in control, unit issues a fault	1	1	0x01	event1	0x00	
10	i²c0 issues clear faults	0	0	0x01	0x0000	0x00	Assuming that the event has cleared
11	i <sup>2</sup> c1 in control	0	0	0x10	0x0000	0x00	-
12	i <sup>2</sup> c0 takes over control	1	1	0x10	0x0000	0x00	-
13	i <sup>2</sup> c0 issues a clear_faults	i	0	0x41	0x0000	0x00	-
14	i²c1 issues a clear_faults	0	0	0x01	0x0000	0x00	
15	i <sup>2</sup> c1 in control	0	0	0x10	0x0000	0x00	-
16	i <sup>2</sup> c0 issues a command	0	1	0x10 0x1C	0x0000	0x00	the command is rejected because i²c0 is not in control
			-				i²c0 is not in control
		1	_				4
		0	_				-
17 18 19	i <sup>2</sup> c0 issues a clear_faults i <sup>2</sup> c1 issues a bad command i <sup>2</sup> c1 issues a clear_faults	0 1 0	0 0	0x10 0x10 0x10	0x0000 0x0002 0x0000	0x00 0x80 0x00	
	Rules: Side in control is the only one that can clear the Status registers. The side in control cannot clear the alert of the side not in control						
	A power supply alarm should						

Latched status states until cleared

The following bits are sticky until cleared by the customer

**Or'ing test failed or passed:** I cannot see how it could be otherwise. The customer needs to delete the information (clear\_faults) thus indicating that he received the information.

Restarted\_ok: this bit has been removed from the requirements. PMBus latched states replace this bit.

Shutdown: must be sticky - it tells the customer that the rectifier output has been turned OFF

OV, UV, OC, input, unknown warnings & faults, CML Errors, Internal or External Fault: must be sticky

**OC and OT response** registers are in their own confined state. The only way these should change is by commanding the change by the controller. So theoretically they are sticky because a clear\_faults should never change them.

The way to look at this is, all fault information is sticky (if the fault still persists after a clear\_faults has been issued then the fault state will reassert), all operational state information is not sticky.



### **Accessories**

ltem	Description	Part number
	lu_CC3500_interface: Rectifier interface board. This debug toolcan be used to evaluate the performance of the rectifier. The input interface is a standard IEC 320 C20 type socket. Outputs are connected via standard 0.25 fast-ons.	150039572
	Isolated Interface Adapter Kit – interface between a USB port and the I <sup>2</sup> C connector on the rectifier interface board. Includes a cable set to the PC and to the Iu_CC3500_interface board above.	150036482
CP3500 @ 64	The site below downloads the OmniOn Digital Power Insight™ software tools, including the pro_GUI. When the download is complete, icons for the various utilities will appear on the desktop. Click on pro_GUI.exe to start the programafter the download is complete. http://powertalk.campaigns.omnion.com/DigitalPowerInsight.html  Graphical User Interface Manual; The GUI download created a    Computer   Windows7 (C:)   DPI Suite	Free download
Software: Remote Upgrade	This GUI upgrades the application codes of all three processors inside the rectifier. Available in both I <sup>2</sup> C and GP modes of operation. Requires both the interface board and the Isolated Interface Adapter kit revision 1.5 or higher.	In development
Software: Black Box	This GUI translates and displays the contents of the Black Box	In development
	Designed to mount into standard 19" EIA-310-D racks, these OmniOnshelves provide a turn-key solution for customers. Available in either I <sup>2</sup> C or GP based interfaces. The selection guide is documented on the OmniOn website.	See OmniOn website
BLACK WIRE AC INPUT PHASE L2N WHITE WIRE AC INPUT PHASE L1 GREEN/YELLOW AC GROUND  PIN 13 PIN 24 PIN 12 PIN 12 PIN 1  See next page for pin assignment	Single unit cable assembly	850045138



### Individual cable set connector pinout

SINGLE PS CABLE PIN ASSIGNMENT P1 - MATING INTO THE PS

P2 - END OF EXTENSION

PΊ	A1	P2	1	SLOT_ID
	A2		2	RS_485+
	A3		3	LOGIC GRD
	A4		4	PFW#
	A5		5	MOD_PRES
	A6		6	SCL_0
	B1		7	8V_INT
	B2		8	RS_485-
	B3		9	ALERT#_1
	B4		10	ALERT#_0
	B5		11	OTW#
	В6		12	SCL_1
	C1		13	PROTOCOL
	C2		14	ISHARE
	C3		15	RACK_ID
	C4		16	ON/OFF
	C5		17	VPROG
	C6		18	SDA_0
	D1		19	SHELF_ID
	D2		20	INTERLOCK
	D3		21	UNIT_ID
	D4		22	5VA
	D5		23	FAULT#
	D6		24	SDA_1

### **Ordering Information**

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Item	Description	Ordering code
CP3500AC52TEZ-FB2	3500W, 5V <sub>dc</sub> @ 2A, RoHS Compliant, Black faceplate, conformal	1600158238A

**Table 4: Device Codes** 

### **Contact Us**

For more information, call us at 1-877-546-3243 (US) 1-972-244-9288 (Int'l)



# **Change History (excludes grammar & clarifications)**

Revision	Date	Description of the change
14.3	12/28/2021	Updated as per template
14.4	06/26/2023	Changes done in Characteristics Curves on page 08, 09, 10.Changes done in table on page 21. Changes done in mechanical out-
14.5	10/26/2023	Updated as per OmniOn template



### **OmniOn Power Inc.**

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Power Supplies category:

Click to view products by OmniOn Power manufacturer:

Other Similar products are found below:

70841011 73-551-0005 73-551-0048 73-558-0015I EVS57-5R3/A FAS-002 AAD600S-4-OP MS924 HWS50A-5/RA KD0204 9021
LDIN100150 FAP-001 FP80 FRV7000G 22929 PS3E-F12F CQM1IA121 LDIN5075 432703037161 VI-LUL-IU LPM000-BBAR-08
LPM000-BBAR-07 08-30466-1055G DMB-EWG CQM1IPS01 SP-300-5 MAP40-S233 CQM1-IPS02 73-551-0024I VI-MUL-ES 22829
08-30466-0028G 96PSR-A460WOTH-2 G06-Q01 GHA300F-12-SNF MP650-2K2K MTA040009A FSA150024A VI-RUR22-EWXX
HLS30ZE-NT8 UT1404-7 ERP-350-12 S8FSG01512C XPFM201A+ S8FS-G15015C S8FS-G05005C S8FS-G03015C 08-30466-020WG
08-30466-1040G