

#### Is Now Part of



## ON Semiconductor®

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



July 2014

# FXMAR2102 Dual-Supply, 2-Bit Voltage Translator / Isolator for I<sup>2</sup>C Applications

#### **Features**

- Bi-Directional Interface between Any Two Levels:
   1.65 V to 5.5 V
- No Direction Control Needed
- Internal 10 KΩ Pull-Up Resistors
- System GPIO Resources Not Required when OE Tied to V<sub>CCA</sub>
- I<sup>2</sup>C-Bus<sup>®</sup> Isolation
- A/B Port V<sub>OL</sub> = 175 mV (Typical), V<sub>IL</sub> = 150 mV,
   I<sub>OI</sub> = 6 mA
- Open-Drain Inputs / Outputs
- Works in Push Pull Environment
- Accommodates Standard-Mode and Fast-Mode l<sup>2</sup>C-Bus Devices
- Supports I<sup>2</sup>C Clock Stretching & Multi-Master
- Fully Configurable: Inputs and Outputs Track V<sub>CC</sub>
- Non-Preferential Power-Up; Either V<sub>CC</sub> Can Power-Up First
- Outputs Switch to 3-State if Either V<sub>CC</sub> is at GND
- Tolerant Output Enable: 5 V
- Packaged in 8-Terminal Leadless MicroPak<sup>™</sup>
   (1.6 mm x 1.6 mm) and Ultrathin MLP
   (1.2 mm x 1.4 mm)
- ESD Protection Exceeds:
  - B Port: 8 kV HBM ESD (vs. GND & vs. V<sub>CCB</sub>)
  - All Pins: 4 kV HBM ESD (per JESD22-A114)
  - 2 kV CDM (per JESD22-C101)

## **Description**

The FXMAR2102 is a high-performance configurable dual-voltage-supply translator for bi-directional voltage translation over a wide range of input and output voltages levels. The FXMAR2102 also works in a push-pull environment.

It is intended for use as a voltage translator between  $I^2C$ -Bus<sup>®</sup> compliant masters and slaves. Internal 10 K $\Omega$  pull-up resistors are provided.

The device is designed so the A port tracks the  $V_{CCA}$  level and the B port tracks the  $V_{CCB}$  level. This allows for bi-directional A/B-port voltage translation between any two levels from 1.65 V to 5.5 V.  $V_{CCA}$  can equal  $V_{CCB}$  from 1.65 V to 5.5 V. Either  $V_{CC}$  can be powered-up first. Internal power-down control circuits place the device in 3-state if either  $V_{CC}$  is removed.

The two ports of the device have automatic directionsense capability. Either port may sense an input signal and transfer it as an output signal to the other port.

## **Ordering Information**

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method
FXMAR2102L8X	-40 to +85°C	BU	8-Lead MicroPak™, 1.6 mm Wide	5000 Units on
FXMAR2102UMX	-40 to 465 C	ВО	8-Lead Ultrathin MLP, 1.2 mm x 1.4 mm	Tape and Reel

## **Block Diagram**




Figure 1. Block Diagram, 1 of 2 Channels

## **Pin Configuration**




Figure 2. MicroPak™ (Top-Through View)




Figure 3. UMLP (Top-Through View)

## **Pin Definitions**

Pin #	Name	Description
1	V <sub>CCA</sub>	A-Side Power Supply
2, 3	A <sub>0</sub> , A <sub>1</sub>	A-Side Inputs or 3-State Outputs
4	GND	Ground
5	OE	Output Enable Input
6, 7	B <sub>1</sub> , B <sub>0</sub>	B-Side Inputs or 3-State Outputs
8	V <sub>CCB</sub>	B-Side Power Supply

## **Truth Table**

Control	Outputs		
<b>OE</b> <sup>(1)</sup>	Outputs		
LOW Logic Level	3-State		
HIGH Logic Level	Normal Operation		

#### Note:

1. If the OE pin is driven LOW, the FXMAR2102 is disabled and the  $A_0$ ,  $A_1$ ,  $B_0$ , and  $B_1$  pins (including dynamic drivers) are forced into 3-state and all four 10 K $\Omega$  internal pull-up resisters are decoupled from their respective  $V_{CC}$ .

## **Absolute Maximum Ratings**

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Units	
V <sub>CCA</sub> , V <sub>CCB</sub>	Supply Voltage		-0.5	7.0		
		A Port	-0.5	7.0	V	
V <sub>IN</sub>	DC Input Voltage	B Port	-0.5	7.0	V	
		Control Input (OE)	-0.5	7.0		
		A <sub>n</sub> Outputs 3-State	-0.5	7.0		
		B <sub>n</sub> Outputs 3-State	-0.5	7.0		
Vo	Output Voltage <sup>(2)</sup>	A <sub>n</sub> Outputs Active	-0.5	V <sub>CCA</sub> + 0.5V	V	
		B <sub>n</sub> Outputs Active	-0.5	V <sub>CCB</sub> + 0.5 V		
I <sub>IK</sub>	DC Input Diode Current	At V <sub>IN</sub> < 0 V		-50	mA	
	DC Output Diode Current	C Output Diada Current At Vo < 0 V		-50	mA	
I <sub>OK</sub>	DC Output Diode Current	At V <sub>O</sub> > V <sub>CC</sub>		+50	IIIA	
I <sub>OH</sub> / I <sub>OL</sub>	DC Output Source/Sink C	urrent	-50	+50	mA	
Icc	DC V <sub>CC</sub> or Ground Curren	t per Supply Pin		±100	mA	
P <sub>D</sub>	Power Dissipation	At 400 KHz		0.129	mW	
T <sub>STG</sub>	Storage Temperature Ran	ge	-65	+150	°C	
		Human Body Model, B-Port Pins		8		
ESD	Electrostatic Discharge Capability	Human Body Model, All Pins (JESD22-A114)		4	kV	
		Charged Device Mode, JESD22-C101		2		

#### Note:

2. Io absolute maximum rating must be observed.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Min.	Max.	Units	
V <sub>CCA</sub> , V <sub>CCB</sub>	Power Supply Operating		1.65	5.50	V	
	A-Port	0	5.5			
$V_{IN}$	V <sub>IN</sub> Input Voltage <sup>(3)</sup>	B-Port	0	5.5	V	
		Control Input (OE)	0	$V_{CCA}$		
	The arms of Designation and	8-Lead MicroPak™		279	00444	
$\Theta_{JA}$	Thermal Resistance 8-Lead Ultrathin MLP			302	C°/W	
T <sub>A</sub>	Free Air Operating Temperature		-40	+85	°C	

#### Note:

3. All unused inputs and I/O pins must be held at V<sub>CCI</sub> or GND. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input side.

## **Functional Description**

#### Power-Up / Power-Down Sequencing

FXM translators offer an advantage in that either  $V_{CC}$  may be powered up first. This benefit derives from the chip design. When either  $V_{CC}$  is at 0 V, outputs are in a high-impedance state. The control input (OE) is designed to track the  $V_{CCA}$  supply. A pull-down resistor tying OE to GND should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power-up/-down. The size of the pull-down resistor is based upon the current-sinking capability of the device driving the OE pin.

#### The recommended power-up sequence is:

- 1. Apply power to the first V<sub>CC</sub>.
- 2. Apply power to the second V<sub>CC</sub>.
- 3. Drive the OE input HIGH to enable the device.

#### The recommended power-down sequence is:

- 1. Drive OE input LOW to disable the device.
- 2. Remove power from either V<sub>CC</sub>.
- 3. Remove power from the other V<sub>CC</sub>.

#### Note:

Alternatively, the OE pin can be hardwired to V<sub>CCA</sub> to save GPIO pins. If OE is hardwired to V<sub>CCA</sub>, either V<sub>CC</sub> can be powered up or down first.

## **Application Circuit**




Figure 4. Application Circuit

## **Application Information**

The FXMAR2102 has open-drain I/Os and includes a total of four 10 K $\Omega$  internal pull-up resistors (R<sub>PU</sub>) on each of the four data I/O pins, as shown in Figure 4. If a pair of data I/O pins (A<sub>n</sub>/B<sub>n</sub>) is not used, both pins should disconnected, eliminating unwanted current flow through the internal RPUs. External RPUs can be added to the I/Os to reduce the total RPU value, depending on the total bus capacitance. The designer is free to lower the total pull-up resistor value to meet the maximum I<sup>2</sup>C edge rate per the I2C specification (UM10204 rev. 03, June 19, 2007). For example, according to the I<sup>2</sup>C specification, the maximum edge rate (30% - 70%) during Fast Mode (400 kbit/s) is 300 ns. If the bus capacitance is approaching the maximum 400 pF, a lower total R<sub>PU</sub> value helps keep the rise time below 300 ns (Fast Mode). Likewise, the I<sup>2</sup>C specification also specifies a minimum Serial Clock Line High Time of 600 ns during Fast Mode (400 KHz), Lowering the total RPU also helps increase the SCL High Time. If the bus capacitance approaches 400 pF, it may make sense to use the FXMA2102, which does not contain internal RPUs. Then calculate the ideal external R<sub>PU</sub> value.

#### Note:

5. Section 7.1 of the I<sup>2</sup>C specification provides an excellent guideline for pull-up resistor sizing.

#### **Theory of Operation**

The FXMAR2102 is designed for high-performance level shifting and buffer / repeating in an  $\mbox{\rm I}^2C$  application. Figure 1 shows that each bi-directional channel contains two series-Npassgates and two dynamic drivers. This hybrid architecture is highly beneficial in an  $\mbox{\rm I}^2C$  application where auto-direction is a necessity.

For example, during the following three  $I^2C$  protocol events:

- Clock Stretching
- Slave's ACK Bit (9<sup>th</sup> bit = 0) following a Master's Write Bit (8<sup>th</sup> bit = 0)
- Clock Synchronization and Multi-Master Arbitration

the bus direction needs to change from master-to-slave to slave-to-master without the occurrence of an edge. If there is an  $I^2C$  translator between the master and slave in these examples, the  $I^2C$  translator must change direction when both A and B ports are LOW. The Npassgates can accomplish this task very efficiently because, when both A and B ports are LOW, the Npassgates act as a low-resistive short between the A and B ports.

Due to I<sup>2</sup>C's open-drain topology, I<sup>2</sup>C masters and slaves are not push/pull drivers. Logic LOWs are "pulled down" (I<sub>sink</sub>), while logic HIGHs are "let go" (3-state). For example, when the master lets go of SCL (SCL always comes from the master), the rise time of SCL is largely determined by the RC time constant, where R = R<sub>PU</sub> and C = the bus capacitance. If the FXMAR2102 is attached to the master [on the A port] and there is a slave on the B port, the Npassgates act as a low-resistive short between both ports until either of the port's V<sub>CC</sub>/2 thresholds are reached. After the RC time constant has reached the V<sub>CC</sub>/2 threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. The resulting rise time resembles the scope shot in Figure 5. Effectively, two distinct slew rates appear in rise time. The first slew rate (slower) is the RC time constant of the bus. The second slew rate (much faster) is the dynamic driver accelerating the edge.

If both the A and B ports of the translator are HIGH, a high-impedance path exists between the A and B ports because both the Npassgates are turned off. If a master or slave device decides to pull SCL or SDA LOW, that device's driver pulls down ( $l_{\text{sink}}$ ) SCL or SDA until the edge reaches the A or B port  $V_{\text{CC}}/2$  threshold. When either the A or B port threshold is reached, the port's edge detector triggers both dynamic drivers to drive their respective ports in the HIGH-to-LOW (HL) direction, accelerating the falling edge.




Figure 5. Waveform C: 600 pF, Total  $R_{PU}$ : 2.2 K $\Omega$ 

## Vol vs. IoL

The  $l^2C$  specification mandates a maximum  $V_{lL}$  ( $l_{OL}$  of 3 mA) of  $V_{CC}$  • 0.3 and a maximum  $V_{OL}$  of 0.4 V. If there is a master on the A port of an  $l^2C$  translator with a  $V_{CC}$  of 1.65 V and a slave on the  $l^2C$  translator B port with a  $V_{CC}$  of 3.3 V, the maximum  $V_{lL}$  of the master is (1.65 V x 0.3) 495 mV. The slave could legally transmit a valid logic LOW of 0.4 V to the master.

If the  $I^2C$  translator's channel resistance is too high, the voltage drop across the translator could present a  $V_{IL}$  to the master greater than 495 mV. To complicate matters, the  $I^2C$  specification states that 6 mA of  $I_{OL}$  is recommended for bus capacitances approaching 400 pF. More  $I_{OL}$  increases the voltage drop across the  $I^2C$  translator. The  $I^2C$  application benefits when  $I^2C$  translators exhibit low  $V_{OL}$  performance. Figure 6 depicts typical FXMAR2102  $V_{OL}$  performance vs. the competition, given a 0.4 V  $V_{IL}$ .




Figure 6. Device Comparison

#### I<sup>2</sup>C Bus Isolation

The FXMAR2102 supports I<sup>2</sup>C-Bus<sup>®</sup> isolation for the following conditions:

- Bus isolation if bus clear
- Bus isolation if either V<sub>CC</sub> goes to ground

#### **Bus Clear**

Because the I<sup>2</sup>C specification defines the minimum SCL frequency of DC, the SCL signal can be held LOW forever; however. This condition shuts down the I<sup>2</sup>C bus. The I<sup>2</sup>C specification refers to this condition as "Bus Clear." In Figure 7; if slave #2 holds down SCL forever, the master and slave #1 are not able to communicate because the FXMAR2102 passes the SCL stuck-LOW condition from slave #2 to slave #1 and as the master.

However, if the OE pin is pulled LOW (disabled), both ports (A and B) are 3-stated. This results in the FXMAR2102 isolating slave #2 from the master and slave #1, allowing full communication between the master and slave #1.

#### V<sub>CC</sub> to GND

If slave #2 is a camera that is suddenly removed from the  $l^2C$  bus, resulting in  $V_{\rm CCB}$  transitioning from a valid  $V_{\rm CC}$  (1.65 V - 5.5 V) to 0 V; the FXMAR2102 automatically forces SCL and SDA on both its A and B ports into 3-state. Once  $V_{\rm CCB}$  has reached 0 V, full  $l^2C$  communication between the master and slave #1 remains undisturbed.




Figure 7. Bus Isolation

## **DC Electrical Characteristics**

 $T_A = -40$ °C to +85°C.

Symbol	Parameter		Conditions	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min.	Тур.	Max.	Units
V	High Level Input	Data	Inputs A <sub>n</sub>	1.65–5.50	1.65–5.50	V <sub>CCA</sub> – 0.4			_ v
V <sub>IHA</sub>	Voltage A	Cont	rol Input OE	1.65-5.50	1.65–5.50	0.7 x V <sub>CCA</sub>			V
V <sub>IHB</sub>	High Level Input Voltage B	Data	Inputs B <sub>n</sub>	1.65–5.50	1.65–5.50	V <sub>CCB</sub> – 0.4			V
V	Low Level Input	Data	Inputs A <sub>n</sub>	1.65–5.50	1.65–5.50			0.4	V
V <sub>ILA</sub>	Voltage A	Cont	rol Input OE	1.65–5.50	1.65–5.50			0.3 x V <sub>CCA</sub>	V
V <sub>ILB</sub>	Low Level Input Voltage B	Data	Inputs B <sub>n</sub>	1.65–5.50	1.65–5.50			0.4	V
V <sub>OL</sub>	Low Level	V <sub>IL</sub> =	0.15 V	1.65–5.50	1.65–5.50			0.4	V
VOL	Output Voltage	I <sub>OL</sub> =	6 mA	1.05-5.50	1.00-3.50			0.4	V
ΙL	Input Leakage Current		rol Input OE, V <sub>CCA</sub> or GND	1.65-5.50	1.65–5.50			±1.0	μA
	Power-Off Leakage	An	$V_{IN}$ or $V_O = 0$ V to 5.5 V	0	5.50			±2.0	
I <sub>OFF</sub>	Current	B <sub>n</sub>	$V_{IN}$ or $V_O = 0$ V to 5.5 V	5.50	0			±2.0	<del>-</del> μΑ
		A <sub>n</sub> , B <sub>n</sub>	$V_O = 0 \text{ V to } 5.5 \text{ V},$ $OE = V_{IL}$	5.50	5.50			±2.0	
l <sub>OZ</sub>	3-State Output Leakage <sup>(7)</sup>	A <sub>n</sub>	$V_O = 0 \text{ V to } 5.5 \text{ V},$ OE = Don't Care	5.50	0			±2.0	μΑ
		B <sub>n</sub>	$V_O = 0 \text{ V to } 5.5 \text{ V},$ OE = Don't Care	0	5.50			±2.0	
I <sub>CCA</sub> / <sub>B</sub>	Quiescent Supply Current <sup>(8,9)</sup>	V <sub>IN</sub> = I <sub>O</sub> = 0	V <sub>CCI</sub> or Floating, )	1.65–5.50	1.65–5.50			5.0	μA
I <sub>CCZ</sub>	Quiescent Supply Current <sup>(8)</sup>	V <sub>IN</sub> = OE =	$V_{CCI}$ or GND, $I_0 = 0$ , $V_{IL}$	1.65–5.50	1.65–5.50			5.0	μA
	Quiescent	V <sub>IN</sub> =	5.5 V or GND, I <sub>O</sub> = 0,	0	1.65-5.50			-2.0	
I <sub>CCA</sub>	Supply Current <sup>(7)</sup>	OE = Don't Care, $B_n$ to $A_n$		1.65-5.50	0			2.0	μΑ
I <sub>CCB</sub>	Quiescent Supply Current <sup>(7)</sup>		5.5 V or GND, $I_0 = 0$ , Don't Care, $A_n$ to $B_n$	1.65–5.50 0	0 1.65–5.50			-2.0 2.0	μΑ
R <sub>PU</sub>	Resistor Pull-up Value	VCC	A & VCCB Sides	1.65–5.50	1.65–5.50		10		Ω

#### Notes:

- 6. This table contains the output voltage for static conditions. Dynamic drive specifications are given in Dynamic Output Electrical Characteristics.
- 7. "Don't Care" indicates any valid logic level.
- 8.  $V_{CCI}$  is the  $V_{CC}$  associated with the input side.
- Reflects current per supply, V<sub>CCA</sub> or V<sub>CCB</sub>.

## **Dynamic Output Electrical Characteristics**

## Output Rise / Fall Time(10)

Output load:  $C_L = 50$  pF,  $R_{PU} = NC$ , push / pull driver, and  $T_A = -40$ °C to +85°C.

			V <sub>cco</sub> <sup>(11)</sup>					
Symbol	Parameter	4.5 to 5.5 V	3.0 to 3.6 V	2.3 to 2.7 V	1.65 to 1.95 V	Unit		
		Тур.	Тур.	Тур.	Тур.			
t <sub>rise</sub>	Output Rise Time; A Port, B Port <sup>(12)</sup>	3	4	5	7	ns		
t <sub>fall</sub>	Output Fall Time; A Port, B Port <sup>(13)</sup>	1	1	1	1	ns		

#### Notes

- 10. Output rise and fall times guaranteed by design simulation and characterization; not production tested.
- 11.  $V_{\text{CCO}}$  is the  $V_{\text{CC}}$  associated with the output side.
- 12. See Figure 12.
- 13. See Figure 13.

## Maximum Data Rate<sup>(14)</sup>

Output load:  $C_L = 50$  pF,  $R_{PU} = NC$ , push / pull driver, and  $T_A = -40$ °C to +85°C.

			Vo	ССВ		
V <sub>CCA</sub>	Direction	4.5 to 5.5 V	3.0 to 3.6 V	2.3 to 2.7 V	1.65 to 1.95 V	Unit
		Minimums				
4.5 V to 5.5 V	A to B	50	50	40	30	NALI
4.5 V 10 5.5 V	B to A	50	50	40	40	MHz
3.0 V to 3.6 V	A to B	50	50	40	19	MHz
3.0 V 10 3.6 V	B to A	50	50	40	40	IVIITZ
2.3 V to 2.7 V	A to B	40	40	30	19	NALI-
2.3 V 10 2.7 V	B to A	40	40	30	30	MHz
1.65 V to 1.95 V	A to B	40	40	30	19	NALIZ
1.65 V to 1.95 V	B to A	30	30	19	19	MHz

#### Note:

14. F-toggle guaranteed by design simulation; not production tested.

## AC Characteristics<sup>(15)</sup>

Output Load:  $C_L = 50$  pF,  $R_{PU} = NC$ , push / pull driver, and  $T_A = -40$ °C to +85°C.

			V <sub>CCB</sub>							
Symbol	Parameter	4.5 to	5.5 V	3.0 to	3.6 V	2.3 to	2.7 V	1.65 to	o 1.95 V	Unit
		Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	
V <sub>CCA</sub> = 4.5 to	o 5.5 V							•	•	•
4	A to B	1	3	1	3	1	3	1	3	ns
t <sub>PLH</sub>	B to A	1	3	2	4	3	5	4	7	ns
4	A to B	2	4	3	5	4	6	5	7	nc
t <sub>PHL</sub>	B to A	2	4	2	5	2	6	5	7	ns
4	OE to A	4	5	6	10	5	9	7	15	no
$t_{PZL}$	OE to B	3	5	4	7	5	8	10	15	ns
4	OE to A	65	100	65	105	65	105	65	105	
$t_{PLZ}$	OE to B	5	9	6	10	7	12	9	16	ns
t <sub>skew</sub>	A Port, B Port <sup>(16)</sup>	0.50	1.50	0.50	1.00	0.50	1.00	0.50	1.00	ns
$V_{CCA} = 3.0 \text{ to}$	o 3.6 V						_			
. /	A to B	2.0	5.0	1.5	3.0	1.5	3.0	1.5	3.0	
t <sub>PLH</sub>	B to A	1.5	3.0	1.5	4.0	2.0	6.0	3.0	9.0	ns
4	A to B	2.0	4.0	2.0	4.0	2.0	5.0	3.0	5.0	
t <sub>PHL</sub>	B to A	2.0	4.0	2.0	4.0	2.0	5.0	3.0	5.0	ns
	OE to A	4.0	8.0	5.0	9.0	6.0	11.0	7.0	15.0	
t <sub>PZL</sub>	OE to B	4.0	8.0	6.0	9.0	8.0	11.0	10.0	14.0	ns
	OE to A	100	115	100	115	100	115	100	115	ns
t <sub>PLZ</sub>	OE to B	5	10	4	8	5	10	9	15	
t <sub>skew</sub>	A Port, B Port <sup>(16)</sup>	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns
/ <sub>CCA</sub> = 2.3 to			•						· · · · · · · · · · · · · · · · · · ·	
	A to B	2.5	5.0	2.5	5.0	2.0	4.0	1.0	3.0	
t <sub>PLH</sub>	B to A	1.5	3.0	2.0	4.0	3.0	6.0	5.0	10.0	ns
	A to B	2.0	5.0	2.0	5.0	2.0	5.0	3.0	6.0	
t <sub>PHL</sub>	B to A	2.0	5.0	2.0	5.0	2.0	5.0	3.0	6.0	ns
\ <u>.</u>	OE to A	5.0	10.0	5.0	10.0	6.0	12.0	9.0	18.0	
t <sub>PZL</sub>	OE to B	4.0	8.0	4.5	9.0	5.0	10.0	9.0	18.0	ns
	OE to A	100	115	100	115	100	115	100	115	
t <sub>PLZ</sub>	OE to B	65	110	65	110	65	115	12	25	ns
t <sub>skew</sub>	A Port, B Port <sup>(16)</sup>	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns
V <sub>CCA</sub> = 1.65			•							
	A to B	4	7	4	7	5	8	5	10	
t <sub>PLH</sub>	B to A	1.0	2.0	1.0	2.0	1.5	3.0	5.0	10.0	ns
	A to B	5	8	3	7	3	7	3	7	) 1
t <sub>PHL</sub>	B to A	4	8	3	7	3	7	3	7	ns
4	OE to A	11	15	11	14	14	28	14	23	
$t_{PZL}$	OE to B	6	14	6	14	6	14	9	16	ns
	OE to A	75	115	75	115	75	115	75	115	
t <sub>PLZ</sub>	OE to B	75	115	75	115	75	115	75	115	ns
t <sub>skew</sub>	A Port, B Port <sup>(16)</sup>	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns

#### Notes:

- 15. AC characteristics are guaranteed by design and characterization.
- 16. Skew is the variation of propagation delay between output signals and applies only to output signals on the same port (A<sub>n</sub> or B<sub>n</sub>) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) (see Figure 15). Skew is guaranteed; not production tested.

## Capacitance

 $T_A = +25$ °C.

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance Control Pin (OE)	$V_{CCA} = V_{CCB} = GND$	2.2	pF
C <sub>I/O</sub>	Input/Output Capacitance, An, Bn	$V_{CCA} = V_{CCB} = 5.0 \text{ V}, OE = GND$	13	pF




Figure 8. AC Test Circuit

Table 1. Propagation Delay Table (17)

Test	Input Signal	Output Enable Control
t <sub>PLH</sub> , t <sub>PHL</sub>	Data Pulses	Vcca
t <sub>PZL</sub> (OE to A <sub>n</sub> , B <sub>n</sub> )	0 V	LOW to HIGH Switch
t <sub>PLZ</sub> (OE to A <sub>n</sub> , B <sub>n</sub> )	0 V	HIGH to LOW Switch


#### Note:

17. For  $t_{PZL}$  and  $t_{PLZ}$  testing, an external 2.2 K $\Omega$  pull-up resister to  $V_{CCO}$  is required in order to force the I/O pins high while OE is Low because when OE is low, the internal 10K $\Omega$  RPUs are decoupled from their respective VCC's.

Table 2. AC Load Table

V <sub>cco</sub>	C <sub>L</sub>	$R_L$
1.8 ±0.15 V	50 pF	NC
2.5 ±0.2 V	50 pF	NC
3.3 ±0.3 V	50 pF	NC
5.0 ±0.5 V	50 pF	NC

## **Timing Diagrams**








Figure 9. Waveform for Inverting and Non-Inverting Functions<sup>(18)</sup>

Figure 10.3-STATE Output Low Enable Time<sup>(18)</sup>



Symbol	V <sub>cc</sub>
V <sub>mi</sub> <sup>(19)</sup>	V <sub>CCI</sub> / 2
$V_{mo}$	V <sub>CCO</sub> / 2
V <sub>X</sub>	0.5 x V <sub>CCO</sub>
V <sub>Y</sub>	0.1 x V <sub>CCO</sub>

Figure 11.3-STATE Output High Enable Time<sup>(18)</sup>








Figure 12. Active Output Rise Time

Figure 13. Active Output Fall Time





tskew = (tpHLmax - tpHLmin) or (tpLHmax - tpLHmin)

Figure 14.F-Toggle Rate

Figure 15. Output Skew Time

#### Notes


- 18. Input  $t_R = t_F = 2.0$  ns, 10% to 90% at  $V_{IN} = 1.65$  V to 1.95 V; Input  $t_R = t_F = 2.0$  ns, 10% to 90% at  $V_{IN} = 2.3$  to 2.7 V; Input  $t_R = t_F = 2.5$  ns, 10% to 90%, at  $V_{IN} = 3.0$  V to 3.6 V only; Input  $t_R = t_F = 2.5$  ns, 10% to 90%, at  $V_{IN} = 4.5$  V to 5.5 only.
- 19.  $V_{CCI} = V_{CCA}$  for control pin OE or  $V_{mi} = (V_{CCA} / 2)$ .


## **Product-Specific Dimensions**

Symbol from JEDEC MO-220	Description	NOM Value
А	Overall Height	0.55
A1	PKG Standoff	0.012
A3	Lead Thickness	0.15
b	Lead Width	0.2
D	Body Length (X)	1.4
Е	Body Width (Y)	1.2
L	Lead Length	0.3
е	Lead Pitch	0.4


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.







#### LEAD SHAPE AT PACKAGE EDGE



LEAD LEAD OPTION 2 SCALE: 2X SCALE: 2X



#### RECOMMENDED LAND PATTERN




#### NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- D. DRAWING FILENAME: MKT-UMLP08ArevD

**ON Semiconductor** 





#### **NOTES:**

- A. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- D. DRAWING FILENAME: MKT-MAC08ArevE.

**ON Semicenductor** 



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Translation - Voltage Levels category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

NLSX4302EBMUTCG NLVSX4373DR2G PCA9306FMUTAG HV583GA-G NLSX0102FCT1G NLSX0102FCT2G
NLSX4302EBMUTCG NLVSX4373DR2G PCA9306FMUTAG SY10H351JZ MC100EPT622MNG MAX9374AEKA+T MAX3378EETD+
MAX34405BEZT+ NLSX3014MUTAG NVT4556BUKZ NLSV4T244EMUTAG NLSX5011MUTCG NLV9306USG
NLVSX4014MUTAG MAX34405BEZT+T NLSV4T3144MUTAG NSV12200LT1G NLVSX4373MUTAG NB3U23CMNTAG
MAX3371ELT+T MAX3008EUP+T NLVPCA9306AMUTCG NLSX3013BFCT1G MAX9378EUA+T NLV7WBD3125USG
NLV14504BDTG NLSX3012DMR2G NLSX5012DR2G MAX3391EEUD+T MAX3379EETD+ PI4ULS3V4857GEAEX
MAX3391EEBC+T MAX14842ATE+T 74AVCH1T45FZ4-7 CLVC16T245MDGGREP HEF4104BT TC74LCX16245(EL,F)
MC10H124FNG CAVCB164245MDGGREP 7WBD383USG NVT2001GM,115 CLVC8T245MRHLTEP 74LVC1G175GS,132
FXLA104UM12X