## 2N5060 Series

## Sensitive Gate Silicon Controlled Rectifiers

 Reverse Blocking ThyristorsAnnular PNPN devices designed for high volume consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92/TO-226AA package which is readily adaptable for use in automatic insertion equipment.

## Features

- Sensitive Gate Trigger Current - $200 \mu \mathrm{~A}$ Maximum
- Low Reverse and Forward Blocking Current - $50 \mu \mathrm{~A}$ Maximum, $\mathrm{T}_{\mathrm{C}}=110^{\circ} \mathrm{C}$
- Low Holding Current - 5 mA Maximum
- Passivated Surface for Reliability and Uniformity
- These are $\mathrm{Pb}-$ Free Devices

MAXIMUM RATINGS $\left(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Peak Repetitive Off-State Voltage (Note 1)   <br> $\left(\mathrm{T}_{\mathrm{J}}=-40\right.$ to $110^{\circ} \mathrm{C}$, Sine Wave,   <br> 50 to $\left.60 \mathrm{~Hz}, \mathrm{R}_{\mathrm{GK}}=1 \mathrm{k} \Omega\right)$ 2N5060  <br>  2N5061  <br>  2N5062  <br>  2N5064  | VRRM, $V_{\text {RRM }}$ | $\begin{gathered} 30 \\ 60 \\ 100 \\ 200 \end{gathered}$ | V |
| On-State Current RMS (180 ${ }^{\circ}$ Conduction Angles; $\mathrm{T}_{\mathrm{C}}=80^{\circ} \mathrm{C}$ ) | $\mathrm{IT}_{\text {(RMS }}$ | 0.8 | A |
| *Average On-State Current ( $180^{\circ}$ Conduction Angles) $\begin{gathered} \left(\mathrm{T}_{\mathrm{C}}=67^{\circ} \mathrm{C}\right) \\ \left(\mathrm{T}_{\mathrm{C}}=102^{\circ} \mathrm{C}\right) \end{gathered}$ | ${ }^{\text {T (AV) }}$ | $\begin{gathered} 0.51 \\ 0.255 \end{gathered}$ | A |
| *Peak Non-repetitive Surge Current, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(1 / 2 \mathrm{cycle}$, Sine Wave, 60 Hz$)$ | ${ }_{\text {TSM }}$ | 10 | A |
| Circuit Fusing Considerations ( $\mathrm{t}=8.3 \mathrm{~ms}$ ) | $1^{2} \mathrm{t}$ | 0.4 | $\mathrm{A}^{2} \mathrm{~s}$ |
| *Average On-State Current <br> $\left(180^{\circ}\right.$ Conduction Angles) $\left(T_{\mathrm{C}}=67^{\circ} \mathrm{C}\right)$ <br> $\left(\mathrm{T}_{\mathrm{C}}=102^{\circ} \mathrm{C}\right)$ | ${ }_{\text {T (AV) }}$ | $\begin{gathered} 0.51 \\ 0.255 \end{gathered}$ | A |
| *Forward Peak Gate Power (Pulse Width $\leq$ $1.0 \mu \mathrm{sec} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) | $\mathrm{P}_{\mathrm{GM}}$ | 0.1 | W |
| *Forward Average Gate Power ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{t}=8.3 \mathrm{~ms}$ ) | $\mathrm{P}_{\mathrm{G}(\mathrm{AV})}$ | 0.01 | W |
| *Forward Peak Gate Current (Pulse Width $\left.\leq 1.0 \mu \mathrm{sec} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ | $\mathrm{I}_{\text {GM }}$ | 1.0 | A |
| *Reverse Peak Gate Voltage (Pulse Width $\leq 1.0 \mu \mathrm{sec} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\mathrm{RGM}}$ | 5.0 | V |
| *Operating Junction Temperature Range | TJ | $\begin{gathered} -40 \text { to } \\ +110 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| *Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | $\begin{gathered} -40 \text { to } \\ +150 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |

[^0]ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

## SILICON CONTROLLED RECTIFIERS

0.8 A RMS, 30 - 200 V


50xx Specific Device Code
Y = Year
WW = Work Week

| PIN ASSIGNMENT |  |
| :---: | :---: |
| 1 | Cathode |
| 2 | Gate |
| 3 | Anode |

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
| :--- | :---: | :---: | :---: |
| *Thermal Resistance, Junction-to-Case (Note 2) | $\mathrm{R}_{\text {өJC }}$ | 75 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Junction-to-Ambient | $\mathrm{R}_{\text {өJA }}$ | 200 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

2. This measurement is made with the case mounted "flat side down" on a heatsink and held in position by means of a metal clamp over the curved surface
*Indicates JEDEC Registered Data.

ELECTRICAL CHARACTERISTICS $\left(T_{C}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OFF CHARACTERISTICS |  |  |  |  |  |
| *Peak Repetitive Forward or Reverse Blocking Current (Note 3) $\begin{array}{ll} \left(V_{A K}=\text { Rated } V_{D R M} \text { or } V_{R R M}\right) & \mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{C}}=110^{\circ} \mathrm{C} \end{array}$ | $\mathrm{I}_{\text {DRM }}$, IRRM | - | - | $\begin{aligned} & 10 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

## ON CHARACTERISTICS

| *Peak Forward On-State Voltage (Note 4)$\left(I_{T M}=1.2 \mathrm{~A} \text { peak } @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ |  |  | $\mathrm{V}_{\text {TM }}$ | - | - | 1.7 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gate Trigger Current (Continuous DC) (Note 5) ${ }^{*}\left(\mathrm{~V}_{\mathrm{AK}}=7.0 \mathrm{Vdc}, \mathrm{R}_{\mathrm{L}}=100 \Omega\right)$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{C}}=-40^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{I}_{\mathrm{GT}}$ | - | - | 200 350 | $\mu \mathrm{A}$ |
| Gate Trigger Voltage (Continuous DC) (Note 5) $*\left(\mathrm{~V}_{\mathrm{AK}}=7.0 \mathrm{Vdc}, \mathrm{R}_{\mathrm{L}}=100 \Omega\right)$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{C}}=-40^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{V}_{\mathrm{GT}}$ |  |  | 0.8 1.2 | V |
| *Gate Non-Trigger Voltage$\left(\mathrm{V}_{\mathrm{AK}}=\text { Rated } \mathrm{V}_{\mathrm{DRM}}, \mathrm{R}_{\mathrm{L}}=100 \Omega\right) \mathrm{T}_{\mathrm{C}}=110^{\circ} \mathrm{C}$ |  |  | $\mathrm{V}_{\mathrm{GD}}$ | 0.1 | - | - | V |
| Holding Current (Note 3) <br> $*\left(\mathrm{~V}_{\mathrm{AK}}=7.0 \mathrm{Vdc}\right.$, initiating current $\left.=20 \mathrm{~mA}\right)$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{C}}=-40^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{I}_{\mathrm{H}}$ | - | - | 5.0 10 | mA |
| ```Turn-On Time Delay Time Rise Time ( \(\mathrm{I}_{\mathrm{GT}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=\) Rated \(\mathrm{V}_{\mathrm{DRM}}\), Forward Current \(=1.0 \mathrm{~A}, \mathrm{di} / \mathrm{dt}=6.0 \mathrm{~A} / \mathrm{us}\)``` |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{d}} \\ & \mathrm{t}_{\mathrm{r}} \end{aligned}$ | - | 3.0 0.2 | - | $\mu \mathrm{s}$ |
| Turn-Off Time <br> (Forward Current $=1.0 \mathrm{~A}$ pulse, <br> Pulse Width $=50 \mu \mathrm{~s}$, <br> $0.1 \%$ Duty Cycle, di/dt = 6.0 A/us, $\left.\mathrm{dv} / \mathrm{dt}=20 \mathrm{~V} / \mathrm{us}, \mathrm{I}_{\mathrm{GT}}=1 \mathrm{~mA}\right) \quad$ 2N5060, 2N5061 <br> 2N5062, 2N5064 |  |  | $\mathrm{t}_{\mathrm{q}}$ | - |  | - | $\mu \mathrm{s}$ |

## DYNAMIC CHARACTERISTICS

| Critical Rate of Rise of Off-State Voltage <br> (Rated $V_{\mathrm{DRM}}$, Exponential, $\left.\mathrm{R}_{\mathrm{GK}}=1 \mathrm{k} \Omega\right)$ | $\mathrm{dv} / \mathrm{dt}$ | - | 30 |
| :--- | :---: | :---: | :---: |

*Indicates JEDEC Registered Data.
3. $\mathrm{R}_{\mathrm{GK}}=1000 \Omega$ is included in measurement.
4. Forward current applied for 1 ms maximum duration, duty cycle $\leqslant 1 \%$.
5. $\mathrm{R}_{\mathrm{GK}}$ current is not included in measurement.

## 2N5060 Series

Voltage Current Characteristic of SCR


CURRENT DERATING


Figure 1. Maximum Case Temperature


Figure 2. Maximum Ambient Temperature

CURRENT DERATING


Figure 3. Typical Forward Voltage


Figure 4. Maximum Non-Repetitive Surge Current


Figure 5. Power Dissipation


Figure 6. Thermal Response

TYPICAL CHARACTERISTICS


Figure 7. Typical Gate Trigger Voltage


Figure 8. Typical Gate Trigger Current


Figure 9. Typical Holding Current

ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| 2N5060G | $\begin{gathered} \text { TO-92 } \\ \text { (Pb-Free) } \end{gathered}$ | 5000 Units / Box |
| 2N5060RLRA | TO-92 | 2000 / Tape \& Reel |
| 2N5060RLRAG | $\begin{gathered} \text { TO-92 } \\ \text { (Pb-Free) } \end{gathered}$ | 2000 / Tape \& Reel |
| 2N5060RLRMG | $\begin{gathered} \text { TO-92 } \\ (\mathrm{Pb}-\text { Free }) \end{gathered}$ | 2000 / Ammo Pack |
| 2N5061G | $\begin{gathered} \text { TO-92 } \\ \text { (Pb-Free) } \end{gathered}$ | 5000 Units / Box |
| 2N5061RLRAG | $\begin{gathered} \text { TO-92 } \\ \text { (Pb-Free) } \end{gathered}$ | 2000 / Tape \& Reel |
| 2N5062G | $\begin{gathered} \text { TO-92 } \\ \text { (Pb-Free) } \end{gathered}$ | 5000 Units / Box |
| 2N5062RLRAG | $\begin{gathered} \text { TO-92 } \\ \text { (Pb-Free) } \end{gathered}$ | 2000 / Tape \& Reel |
| 2N5064RLRMG | $\begin{gathered} \text { TO-92 } \\ \text { (Pb-Free) } \end{gathered}$ | 2000 / Ammo Pack |
| 2N5064RLRAG | $\begin{gathered} \text { TO-92 } \\ \text { (Pb-Free) } \end{gathered}$ | 2000 / Tape \& Reel |
| 2N5064G | $\begin{gathered} \text { TO-92 } \\ \text { (Pb-Free) } \end{gathered}$ | 5000 Units / Box |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


STRAIGHT LEAD


BENT LEAD


STRAIGHT LEAD


BENT LEAD


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. CONTOUR OF PACKAGE BEYOND DIMENSION RIS UNCONTROLLED.
4. DIMENSION F APPLIES BETWEEN DIMENSIONS $P$ AND L. DIMENSIONS D AND J APPLY BETWEEN DIMENSIONS LAND K MINIMUM. THE LEAD DIMENSIONS ARE UNCONTROLLED IN DIMENSION P AND BEYOND DIMENSION K MINIMUM.

|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 0.175 | 0.205 | 4.44 | 5.21 |
| B | 0.290 | 0.310 | 7.37 | 7.87 |
| C | 0.125 | 0.165 | 3.18 | 4.19 |
| D | 0.018 | 0.021 | 0.46 | 0.53 |
| F | 0.016 | 0.019 | 0.41 | 0.48 |
| G | 0.045 | 0.055 | 1.15 | 1.39 |
| H | 0.095 | 0.105 | 2.42 | 2.66 |
| J | 0.018 | 0.024 | 0.46 | 0.61 |
| K | 0.500 | --- | 12.70 | --- |
| L | 0.250 | -- | 6.35 | --- |
| N | 0.080 | 0.105 | 2.04 | 2.66 |
| P | --- | 0.100 | -- | 2.54 |
| R | 0.135 | --- | 3.43 | --- |
| V | 0.135 | --- | 3.43 | -- |

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES
3. CONTOUR OF PACKAGE BEYOND DIMENSION RIS CONTOUR OF PACKA
4. DIMENSION F APPLIES BETWEEN DIMENSIONS P AND L. DIMENSIONS D AND J APPLY BETWEEN DIMENSIONS LAND K MINIMUM. THE LEAD DIMENSIONS ARE UNCONTROLLED IN DIMENSION P AND BEYOND DIMENSION K MINIMUM.

| DIM | INCHES |  |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
|  | 0.175 | 0.025 | 4.44 | 5.21 |  |
|  | 0.290 | 0.310 | 7.37 | 7.87 |  |
| C | 0.125 | 0.165 | 3.18 | 4.19 |  |
| D | 0.018 | 0.021 | 0.46 | 0.53 |  |
| G | 0.094 | 0.102 | 2.40 | 2.80 |  |
| J | 0.018 | 0.024 | 0.46 | 0.61 |  |
| K | 0.500 | --- | 12.70 | --- |  |
| N | 0.080 | 0.105 | 2.04 | 2.66 |  |
| P | --- | 0.100 | -- | 2.54 |  |
| R | 0.135 | --- | 3.43 | --- |  |
| $\mathbf{V}$ | 0.135 | --- | 3.43 | --- |  |

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98AON52857E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TO-92 (TO-226) 1 WATT | PAGE 1 OF 2 |

[^1]
## TO-92 (TO-226) 1 WATT

CASE 29-10
ISSUE A

| STYLE 1: |  | STYLE 2: <br> PIN 1. |  | STYLE 3: PIN 1. |  | STYLE 4: <br> PIN 1. |  | STYLE 5: <br> PIN 1. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIN 1. | EMITTER | PIN 1. | BASE | PIN 1. | ANODE | PIN 1. | CATHODE | PIN 1. | DRAIN |
| 2. | BASE | 2. | EMITTER | 2. | ANODE | 2. | CATHODE | 2. | SOURCE |
| 3. | COLLECTOR | 3. | COLLECTOR | 3. | CATHODE | 3. | ANODE | 3. | GATE |
| STYLE 6: |  | STYLE 7: |  | STYLE 8: |  | STYLE 9: |  | STYLE 10: |  |
| PIN 1. | GATE | PIN 1. | SOURCE | PIN 1. | DRAIN | PIN 1. | BASE 1 | PIN 1. | CATHODE |
| 2. | SOURCE \& SUBSTRATE | 2. | DRAIN | 2. | GATE | 2. | EMITTER | 2. | GATE |
| 3. | DRAIN | 3. | GATE | 3. | SOURCE \& SUBSTRATE | 3. | BASE 2 | 3. | ANODE |
| STYLE 11: |  | STYLE 12: |  | STYLE 13: |  | STYLE 14: |  | STYLE 15: |  |
| PIN 1. | ANODE | PIN 1. | MAIN TERMINAL 1 | PIN 1. | ANODE 1 | PIN 1. | EMITTER | PIN 1. | ANODE 1 |
| 2. | CATHODE \& ANODE | 2. | GATE | 2. | GATE | 2. | COLLECTOR | 2. | CATHODE |
| 3. | CATHODE | 3. | MAIN TERMINAL 2 | 3. | CATHODE 2 | 3. | BASE | 3. | ANODE 2 |
| STYLE 16: |  | STYLE 17: |  | STYLE 18: |  | STYLE 19: |  | STYLE 20: |  |
| PIN 1. | ANODE | PIN 1. | COLLECTOR | PIN 1. | ANODE | PIN 1. | GATE | PIN 1. | NOT CONNECTED |
| 2. | GATE | 2. | BASE | 2. | CATHODE | 2. | ANODE | 2. | CATHODE |
| 3. | CATHODE | 3. | EMITTER | 3. | NOT CONNECTED | 3. | CATHODE | 3. | ANODE |
| STYLE 21: |  | STYLE 22: |  | STYLE 23: |  | STYLE 24: |  | STYLE 25: |  |
| PIN 1. | COLLECTOR | PIN 1. | SOURCE | PIN 1. | GATE | PIN 1. | EMITTER | PIN 1. | MT 1 |
| 2. | EMITTER | 2. | GATE | 2. | SOURCE | 2. | COLLECTOR/ANODE | 2. | GATE |
| 3. | BASE | 3. | DRAIN | 3. | DRAIN | 3. | CATHODE | 3. | MT 2 |
| STYLE 26: |  | STYLE 27: |  | STYLE 28: |  | STYLE 29: |  | STYLE 30: |  |
| PIN 1. | $V_{C C}$ | PIN 1. | MT | PIN 1. | CATHODE | PIN 1. | NOT CONNECTED | PIN 1. | DRAIN |
| 2. | GROUND 2 | 2. | SUBSTRATE | 2. | ANODE | 2. | ANODE | 2. | GATE |
| 3. | OUTPUT | 3. | MT | 3. | GATE | 3. | CATHODE | 3. | SOURCE |
| STYLE 31: |  | STYLE 32: |  | STYLE 33: |  | STYLE 34: |  | STYLE 35: |  |
| PIN 1. | GATE | PIN 1. | BASE | PIN 1. | RETURN | PIN 1. | INPUT | PIN 1. | GATE |
| 2. | DRAIN | 2. | COLLECTOR | 2. | INPUT | 2. | GROUND | 2. | COLLECTOR |
| 3. | SOURCE | 3. | EMITTER | 3. | OUTPUT | 3. | LOGIC | 3. | EMITTER |


| DOCUMENT NUMBER: | 98AON52857E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TO-92 (TO-226) 1 WATT | PAGE 2 OF 2 |

[^2] rights of others.

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Email Requests to: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com

## TECHNICAL SUPPORT

North American Technical Support:
Voice Mail: 1800-282-9855 Toll Free USA/Canada
Phone: 011421337902910

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ON Semiconductor manufacturer:
Other Similar products are found below :
1.5SMC82AT3G 74LCX574WM FST3126MX MC78L08ACP MMBTA42 FDD8424H_F085A NTZD3154NT1H KSA1015GRTA BAT42XV2 007851X 702607H MC33079DG MC34072DR2G MC34151P MC78L08ACDG 74VHC14MX 74VHC541MTCX FAN3111ESX FDMC86262P FDMD8530 FEBFL7733A_L53U021A FEBFOD8333 MM74HC138MX MMBZ5233B FOD3120SD FPAB30BH60B FQP2N80 1.5KE16AG MT9V115EBKSTCH-GEVB NB6L295MNGEVB NB7L1008MNGEVB NC7WZ126K8X NCL30000LED2GEVB NCN9252MUGEVB NCP1075PSRGEVB NCV4274CDT33RKG NCV887100D1R2G NDT2955 1N5339B NSIC2030JBT3G NV890231MWTXGEVB CAT4101AEVB KA7818ETU S3JB 2SC5569-TD-E FEBFL7734_L55L008A 1V5KE39CA FNB33060T AMIS30422DBGEVB AMIS3062XGEVK


[^0]:    Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

    1. $\mathrm{V}_{\text {DRM }}$ and $\mathrm{V}_{\text {RRM }}$ for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.
    *Indicates JEDEC Registered Data.
[^1]:    ON Semiconductor and ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

[^2]:    ON Semiconductor and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

