

February 1984 Revised February 1999

MM74HCT373 • MM74HCT374 3-STATE Octal D-Type Latch • 3-STATE Octal D-Type Flip-Flop

General Description

The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides the inherent benefits of low power consumption and wide power supply range, but are LS-TTL input and output characteristic & pin-out compatible. The 3-STATE outputs are capable of driving 15 LS-TTL loads. All inputs are protected from damage due to static discharge by internal diodes to V_{CC} and ground.

When the MM74HCT373 LATCH ENABLE input is HIGH, the Q outputs will follow the D inputs. When the LATCH ENABLE goes LOW, data at the D inputs will be retained at the outputs until LATCH ENABLE returns HIGH again. When a high logic level is applied to the OUTPUT CONTROL input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM74HCT374 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time

requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- TTL input characteristic compatible
- Typical propagation delay: 20 ns
- Low input current: 1 μA maximum
- \blacksquare Low quiescent current: 80 μA maximum
- \blacksquare Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads


Ordering Code:

| Order Number | Package Number | Package Descriptions |
|---------------|----------------|---|
| MM74HCT373WM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| MM74HCT373SJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| MM74HCT373MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| MM74HCT373N | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |
| MM74HCT373WM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| MM74HCT373SJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| MM74HCT373MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| MM74HCT373N | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams

Pin Assignments for DIP, SOIC, SOP and TSSOP







Truth Tables

MM74HCT373

| Output | LE | Data | 373 |
|---------|----|------|--------|
| Control | | | Output |
| L | Н | Н | Н |
| L | Н | L | L |
| L | L | Х | Q_0 |
| Н | Χ | Χ | Z |


- H = HIGH Level
 L = LOW Level
 Q₀ = Level of output before steady-state input conditions were established.
- Z = High Impedance

MM74HCT374

| Output | Clock | Data | Output |
|---------|-------|------|--------|
| Control | | | (374) |
| L | 1 | Н | Н |
| L | 1 | L | L |
| L | L | Х | Q_0 |
| Н | X | X | Z |

- H = HIGH Level
 L = LOW Level
 X = Don't Care

 ↑ = Transition from LOW-to-HIGH
 Z = High Impedance State
 Q₀ = The level of the output before steady state input conditions were



Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V_{CC}) -0.5 to +7.0V DC Input Voltage (V_{IN}) -1.5 to $V_{CC} + 1.5V$ DC Output Voltage (V_{OUT}) -0.5 to V_{CC} +0.5V Clamp Diode Current (I_{IK}, I_{OK}) $\pm 20~\text{mA}$ DC Output Current, per pin (I_{OUT}) $\pm 35~\text{mA}$ DC V_{CC} or GND Current, per pin (I_{CC}) ±70 mA Storage Temperature Range (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$ Power Dissipation (P_D) 600 mW (Note 3) S.O. Package only 500 mW Lead Temperature (T_L)

Recommended Operating Conditions

| | Min | Max | Units |
|---|-----|----------|-------|
| Supply Voltage (V _{CC}) | 4.5 | 5.5 | V |
| DC Input or Output Voltage | 0 | V_{CC} | V |
| (V_{IN}, V_{OUT}) | | | |
| Operating Temperature Range (T _A) | -40 | +85 | °C |
| Input Rise or Fall Times | | | |
| (t_r, t_f) | | 500 | ns |

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –
12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics

 $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)

(Soldering 10 seconds)

| Symbol | Parameter | Conditions | T _A = 25°C | | T _A = -40 to 85°C | T _A = -55 to 125°C | Units |
|-----------------|--------------------|---|-----------------------|-----------------------|------------------------------|-------------------------------|--------|
| Cymbol | | Conditions | Тур | | Guaranteed Li | mits | UIIIIS |
| V _{IH} | Minimum HIGH Level | | | 2.0 | 2.0 | 2.0 | V |
| | Input Voltage | | | | | | |
| V _{IL} | Maximum LOW Level | | | 0.8 | 0.8 | 0.8 | V |
| | Input Voltage | | | | | | |
| V _{OH} | Minimum HIGH Level | $V_{IN} = V_{IH}$ or V_{IL} | | | | | |
| | Output Voltage | $ I_{OUT} = 20 \mu A$ | V_{CC} | V _{CC} - 0.1 | V _{CC} - 0.1 | V _{CC} - 0.1 | V |
| | | $ I_{OUT} = 6.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ | 4.2 | 3.98 | 3.84 | 3.7 | V |
| | | $ I_{OUT} = 7.2 \text{ mA}, V_{CC} = 5.5 \text{V}$ | 5.7 | 4.98 | 4.84 | 4.7 | V |
| V _{OL} | Maximum LOW Level | $V_{IN} = V_{IH}$ or V_{IL} | | | | | |
| | Voltage | $ I_{OUT} = 20 \mu A$ | 0 | 0.1 | 0.1 | 0.1 | V |
| | | $ I_{OUT} = 6.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ | 0.2 | 0.26 | 0.33 | 0.4 | V |
| | | $ I_{OUT} = 7.2 \text{ mA}, V_{CC} = 5.5V$ | 0.2 | 0.26 | 0.33 | 0.4 | V |
| I _{IN} | Maximum Input | $V_{IN} = V_{CC}$ or GND, | | ±0.1 | ±1.0 | ±1.0 | μΑ |
| | Current | V_{IH} or V_{IL} | | | | | |
| l _{oz} | Maximum 3-STATE | V _{OUT} = V _{CC} or GND | | ±0.5 | ±5.0 | ±10 | μΑ |
| | Output Leakage | Enable = V _{IH} or VIL | | | | | |
| | Current | | | | | | |
| Icc | Maximum Quiescent | $V_{IN} = V_{CC}$ or GND | | 8.0 | 80 | 160 | μΑ |
| | Supply Current | $I_{OUT} = 0 \mu A$ | | | | | |
| | | V _{IN} = 2.4V or 0.5V (Note 4) | | 1.0 | 1.3 | 1.5 | mA |

260°C

Note 4: Measured per pin. All others tied to V_{CC}or ground.

AC Electrical Characteristics

MM74HCT373: V_{CC} = 5.0V, t_r = t_f = 6 ns T_A = 25°C (unless otherwise specified)

| Symbol | Parameter | Conditions | Тур | Guaranteed Limit | Units |
|-------------------------------------|---|---|-----|---------------------|-------|
| t _{PHL} , t _{PLH} | Maximum Propagation Delay Data to Output | C _L = 45 pF | 18 | 25 | ns |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay Latch Enable to Output | C _L = 45 pF | 21 | 30 | ns |
| t _{PZH} , t _{PZL} | Maximum Enable Propagation Delay Control to Output | $C_L = 45 \text{ pF}$ $R_L = 1 \text{ k}\Omega$ | 20 | 28 | ns |
| t _{PHZ} , t _{PLZ} | Maximum Disable Propagation Delay Control to Output | $C_L = 5 \text{ pF}$ $R_L = 1 \text{ k}\Omega$ | 18 | 25 | ns |
| t _W | Minimum Clock Pulse Width | | | 16 | ns |
| t _S | Minimum Setup Time Data to Clock | | | 5 | ns |
| t _H | Minimum Hold Time Clock to Data | | | 10 | ns |

AC Electrical Characteristics

MM74HCT373: $\rm V_{CC}$ = 5.0V \pm 10%, $\rm t_{\rm f}$ = $\rm t_{\rm f}$ = 6 ns (unless otherwise specified)

| Symbol | Parameter | Conditions | T _A = | 25°C | T _A =-40 to 85°C | T _A =-55 to 125°C | Units | |
|-------------------------------------|----------------------------------|-------------------------|------------------|------|-----------------------------|------------------------------|-------|--|
| Symbol | Farameter | Conditions | Тур | | | Offics | | |
| t_{PHL} , t_{PLH} | Maximum Propagation | C _L = 50 pF | 22 | 30 | 37 | 45 | ns | |
| | Delay Data to Output | C _L = 150 pF | 30 | 40 | 50 | 60 | ns | |
| t_{PHL} , t_{PLH} | Maximum Propagation Delay | C _L = 50 pF | 25 | 35 | 44 | 53 | ns | |
| | Latch Enable to Output | C _L = 150 pF | 32 | 45 | 56 | 68 | ns | |
| t _{PZH} , t _{PZL} | Maximum Enable Propagation | C _L = 50 pF | 21 | 30 | 37 | 45 | ns | |
| | Delay Control to Output | C _L = 150 pF | 30 | 40 | 50 | 60 | ns | |
| | | $R_L = 1 k\Omega$ | | | | | | |
| t _{PHZ} , t _{PLZ} | Maximum Disable Propagation | C _L = 50 pF | 21 | 30 | 37 | 45 | ns | |
| | Delay Control to Output | $R_L = 1 k\Omega$ | | | | | | |
| t _{THL} , t _{TLH} | Maximum Output Rise | C _L = 50 pF | 8 | 12 | 15 | 18 | ns | |
| | and Fall Time | | | | | | | |
| t _W | Minimum Clock Pulse Width | | | 16 | 20 | 24 | ns | |
| t _S | Minimum Setup Time Data to Clock | | | 5 | 6 | 8 | ns | |
| t _H | Minimum Hold Time Clock to Data | | | 10 | 13 | 20 | ns | |
| C _{IN} | Maximum Input Capacitance | | | 10 | 10 | 10 | pF | |
| C _{OUT} | Maximum Output Capacitance | | | 20 | 20 | 20 | pF | |
| C _{PD} | Power Dissipation Capacitance | OC = V _{CC} | | 5 | | | pF | |
| | (Note 5) | OC = GND | | 52 | | | pF | |

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC} 2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} f + I_{CC}$.

AC Electrical Characteristics

MM74HCT374: V_{CC} = 5.0V, t_{r} = t_{f} = 6 ns T_{A} = 25°C (unless otherwise specified)


| Symbol | Parameter | Conditions | Тур | Guaranteed | Units |
|-------------------------------------|-----------------------------------|------------------------|-----|------------|-------|
| | | | | Limit | Onits |
| f _{MAX} | Maximum Clock Frequency | | 50 | 30 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay | C _L = 45 pF | 20 | 32 | ns |
| | to Output | | | | |
| t _{PZH} , t _{PZL} | Maximum Enable Propagation Delay | C _L = 45 pF | 19 | 28 | ns |
| | Control to Output | $R_L = 1 k\Omega$ | | | |
| t _{PHZ} , t _{PLZ} | Maximum Disable Propagation Delay | C _L = 5 pF | 17 | 25 | ns |
| | Control to Output | $R_L = 1 k\Omega$ | | | |
| t _W | Minimum Clock Pulse Width | | | 20 | ns |
| t _S | Minimum Setup Time Data to Clock | | | 5 | ns |
| t _H | Minimum Hold Time Clock to Data | | | 16 | ns |

AC Electrical Characteristics


MM74HCT374: $\rm V_{CC}$ = 5.0V \pm 10%, $\rm t_r$ = $\rm t_f$ = 6 ns (unless otherwise specified)

| Symbol | Parameter | Conditions | T _A = | 25°C | T _A = -40 to 85°C | T _A = -55 to 125°C | Units |
|-------------------------------------|----------------------------------|-------------------------|------------------|------|------------------------------|-------------------------------|-------|
| Symbol | | Conditions | Тур | | Guaranteed L | imits | Units |
| f _{MAX} | Maximum Clock Frequency | | | 30 | 24 | 20 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay | C _L = 50 pF | 22 | 36 | 45 | 48 | ns |
| | to Output | C _L = 150 pF | 30 | 46 | 57 | 69 | ns |
| t _{PZH} , t _{PZL} | Maximum Enable Propagation | C _L = 50 pF | 21 | 30 | 37 | 45 | ns |
| | Delay Control to Output | C _L = 150 pF | 30 | 40 | 50 | 60 | ns |
| | | $R_L = 1 k\Omega$ | | | | | |
| t _{PHZ} , t _{PLZ} | Maximum Disable Propagation | C _L = 50 pF | 21 | 30 | 37 | 45 | ns |
| | Delay Control to Output | $R_L = 1 k\Omega$ | | | | | |
| t _{THL} , t _{TLH} | Maximum Output Rise | C _L = 50 pF | 8 | 12 | 15 | 18 | ns |
| | and Fall Time | | | | | | |
| t _W | Minimum Clock Pulse Width | | | 16 | 20 | 24 | ns |
| t _S | Minimum Setup Time Data to Clock | | | 20 | 25 | 30 | ns |
| t _H | Minimum Hold Time Clock to Data | | | 5 | 5 | 5 | ns |
| C _{IN} | Maximum Input Capacitance | | | 10 | 10 | 10 | pF |
| C _{OUT} | Maximum Output Capacitance | | | 20 | 20 | 20 | pF |
| C _{PD} | Power Dissipation Capacitance | $OC = V_{CC}$ | | 5 | | | pF |
| | (Note 6) | OC = GND | | 58 | | | pF |

Note 6: CPD determines the no load power consumption, PD = CPD VCC2 f + ICC VCC, and the no load dynamic current consumption, IS = CPD VCC f + ICC



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 6.5±0.1 -A--0.20 20 7. 24 4.16 6,4 4.4±0.1 -B-32 ₩0.42 PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C ALL LEAD TIPS SEE DETAIL A -0.90+0.15 0.09-0.20 0.1±0.05 0.65 -12.00° R0.09mir GAGE PLANE DIMENSIONS ARE IN MILLIMETERS 0.25 SEATING PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MID-153, VARIATION AC, REF NOTE 6, DATE $7/93.\,$ -0.6±0.1--R0.09mln B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

LXV200-024SW CY2DP1502ZXI 74AUP2G34FW3-7 HEF4043BP NL17SG125DFT2G NLV27WZ125USG CD4041UBE

CY2CP1504ZXC CY2DP1510AXC 028192B 042140C 051117G 070519XB NL17SG07DFT2G NL17SZ07P5T5G NLU1GT126AMUTCG

74AUP1G17FW5-7 74LVC2G17FW4-7 CY2DP1504ZXI CD4502BE 74LVCE1G126FZ4-7 74LVC1G125FW4-7 NL17SH17P5T5G

NLV17SZ07DFT2G NC7WZ17FHX 74HCT126T14-13 74LVC2G34FW4-7 NL17SH125P5T5G 74VHC9126FT(BJ) NLV37WZ07USG

RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC1G126FW4-7 74LVC2G126RA3-7 NLX2G17CMUTCG

74LVCE1G125FZ4-7 Le87501NQC 74AUP1G126FW5-7 TC74HC4050AP(F) 74LVCE1G07FZ4-7 NLX3G16DMUTCG

NLX2G06AMUTCG NLVVHC1G50DFT2G NLU2G17AMUTCG LE87100NQC LE87100NQCT LE87285NQC LE87285NQCT

LE87290YQC