## Low Voltage Quad 2-Input OR Gate with 5 V Tolerant Inputs

## 74LCX32

The LCX32 contains four 2 -input OR gates. The inputs tolerate voltages up to 7 V allowing the interface of 5 V systems to 3 V systems.

The 74LCX32 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

## Features

- 5 V Tolerant Inputs
- $2.3 \mathrm{~V}-3.6 \mathrm{~V}_{\mathrm{CC}}$ Specifications Provided
- 5.5 ns tpD Max. $\left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}\right), 10 \mathrm{~mA} \mathrm{I}_{\mathrm{CC}}$ Max.
- Power Down High Impedance Inputs and Outputs
- $\pm 24 \mathrm{~mA}$ Output Drive $\left(\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right)$
- Implements Proprietary Noise/EMI Reduction Circuitry
- Latch-up Performance Exceeds JEDEC 78 Conditions
- ESD performance:
- Human Body Model > 2000 V
- Machine model >150 V
- Available on SOIC, TSSOP WB and Leadless QFN Packages
- These are $\mathrm{Pb}-$ Free Devices


## ON Semiconductor ${ }^{\circledR}$

www.onsemi.com


ORDERING INFORMATION
See detailed ordering and shipping information on page 8 of this data sheet.

## 74LCX32

## CONNECTION DIAGRAMS



Figure 1. Pin Assignments for SOIC and TSSOP


## LOGIC SYMBOL



Figure 3. IEEE/IEC

PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $A_{n}, B_{n}$ | Inputs |
| $\mathrm{O}_{\mathrm{n}}$ | Outputs |
| DAP | No Connect |

1. DAP (Die Attach Pad)

Figure 2. Pad Assignments for DQFN

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Rating |
| :---: | :--- | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 V to +7.0 V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC Input Voltage | -0.5 V to +7.0 V |
| $\mathrm{~V}_{\mathrm{O}}$ | DC Output Voltage, Output in HIGH or LOW State (Note 2) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Diode Current, $\mathrm{V}_{\mathrm{I}}<\mathrm{GND}$ | -50 mA |
| $\mathrm{I}_{\mathrm{OK}}$ | DC Output Diode Current <br> $\mathrm{V}_{\mathrm{O}}<\mathrm{GND}$ | -50 mA |
|  | $\mathrm{~V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ | +50 mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC Output Source/Sink Current | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current per Supply Pin | $\pm 100 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{GND}}$ | DC Ground Current per Ground Pin | $\pm 100 \mathrm{~mA}$ |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
2. Io Absolute Maximum Rating must be observed.

RECOMMENDED OPERATING CONDITIONS (Note 3)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage <br> Operating | 2.0 | 3.6 | V |
|  | Data Retention | 1.5 | 3.6 |  |
|  | Input Voltage | 0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage, HIGH or LOW State | 0 | VCC | V |
| $\mathrm{I}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OL}}$ | Output Current <br> $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}-3.6 \mathrm{~V}$ | - | $\pm$ | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}-3.0 \mathrm{~V}$ | - | $\pm 24$ |  |
|  | $\mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}-2.7 \mathrm{~V}$ | - | $\pm 12$ | $\pm 8$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Free-Air Operating Temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Input Edge Rate, $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}-2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | 0 | 10 | $\mathrm{~ns} / \mathrm{V}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
3. Unused inputs must be held HIGH or LOW. They may not float.

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Conditions | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH Level Input Voltage | 2.3-2.7 |  | 1.7 | - | V |
|  |  | 2.7-3.6 |  | 2.0 | - |  |
| $\mathrm{V}_{\text {IL }}$ | LOW Level Input Voltage | 2.3-2.7 |  | - | 0.7 | V |
|  |  | 2.7-3.6 |  | - | 0.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | 2.3-3.6 | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ | - | V |
|  |  | 2.3 | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 1.8 | - |  |
|  |  | 2.7 | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.2 | - |  |
|  |  | 3.0 | $\mathrm{I}_{\mathrm{OH}}=-18 \mathrm{~mA}$ | 2.4 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 2.2 | - |  |
| V ${ }_{\text {OL }}$ | LOW Level Output Voltage | 2.3-3.6 | $\mathrm{I}_{\text {OL }}=100 \mu \mathrm{~A}$ | - | 0.2 | V |
|  |  | 2.3 | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.6 |  |
|  |  | 2.7 | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | - | 0.4 |  |
|  |  | 3.0 | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | - | 0.4 |  |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA}$ | - | 0.55 |  |
| 1 | Input Leakage Current | 2.3-3.6 | $0 \leq \mathrm{V}_{1} \leq 5.5 \mathrm{~V}$ | - | $\pm 5.0$ | $\mu \mathrm{A}$ |
| IoFF | Power-Off Leakage Current | 0 | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ | - | 10 | $\mu \mathrm{A}$ |
| ICC | Quiescent Supply Current | 2.3-3.6 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{1} \leq 5.5 \mathrm{~V}$ | - | $\pm 10$ |  |
| $\Delta \mathrm{CC}$ | Increase in $\mathrm{I}_{\text {CC }}$ per Input | 2.3-3.6 | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ | - | 500 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{RL}=500 \Omega$ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}+0.3 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=2.5 \mathrm{~V}+0.2 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {PHL }}$, $\mathrm{t}_{\text {PLH }}$ | Propagation Delay | 1.5 | 5.5 | 1.5 | 6.2 | 1.5 | 6.6 | ns |
| $\mathrm{t}_{\text {OSHL, }}$ tosth | Output to Output Skew (Note 4) | - | 1.0 | - | - | - | - | ns |

4. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $\mathrm{t}_{\mathrm{OSHL}}$ ) or LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ).

DYNAMIC SWITCHING CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Conditions | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typical |  |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Dynamic Peak $\mathrm{V}_{\text {OL }}$ | 3.3 | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0 \mathrm{~V}$ | 0.8 | V |
|  |  | 2.5 | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | 0.6 |  |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\text {OL }}$ | 3.3 | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | -0.8 | V |
|  |  | 2.5 | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ | -0.6 |  |

CAPACITANCE

| Symbol | Parameter | Conditions | Typical |  |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=$ Open, $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{f}=10 \mathrm{MHz}$ | 25 | pF |

## 74LCX32

AC LOADING AND WAVEFORMS (GENERIC FOR LCX FAMILY)


Figure 4. AC Test Circuit (Cl Includes Probe and Jig Capacitance)


Waveform for Inverting and Non-Inverting Functions


Propagation Delay. Pulse Width and trec Waveforms


3-STATE Output High Enable and Disable Times for Logic


3-STATE Output Low Enable and Disable Times for Logic


Setup Time, Hold Time and Recovery Time for Logic

$t_{\text {rise }}$ and $t_{\text {fall }}$

|  | $\mathrm{V}_{\mathrm{CC}}$ |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | $\mathbf{3 . 3} \mathrm{V} \pm \mathbf{0 . 3} \mathrm{V}$ | $\mathbf{2 . 7} \mathrm{V}$ | $\mathbf{2 . 5} \mathrm{V} \pm \mathbf{0 . 2} \mathrm{V}$ |
| $\mathrm{V}_{\mathrm{mi}}$ | 1.5 V | 1.5 V | $\mathrm{cc} / 2$ |
| $\mathrm{~V}_{\mathrm{mo}}$ | 1.5 V | 1.5 V | $\mathrm{cc} / 2$ |
| $\mathrm{~V}_{\mathrm{x}}$ | $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{y}}$ | $\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ |

Figure 5. Waveforms (Input Characteristics; $f=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=\mathbf{3 n s}$ )


Figure 6. Schematic Diagram (Generic for LCX Family)

## 74LCX32

## TAPE AND REEL SPECIFICATION

## Tape Format for DQFN

TAPE FORMAT FOR DQFN

| Package Designator | Tape Section | Number of Cavities | Cavity Status | Cover Tape Status |
| :---: | :---: | :---: | :---: | :---: |
| BQX | Leader (Start End) | 125 (Typ.) | Empty | Sealed |
|  | Carrier | 3000 | Filled | Sealed |
|  | Trailer (Hub End) | 75 (Typ.) | Empty | Sealed |

## Tape Dimensions (Inches (Millimeters))



NOTES: unless otherwise specified

1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed $0.008[0.20]$ over 10 pitch span.
2. Smallest allowable bending radius
3. Thru hole inside cavity is centered within cavity.
4. Tolerance is $\pm 0.002$ [ 0.05 ] for these dimensions on all 12 mm tapes.
5. Ao and Bo measured on a plane 0.120 [0.30] above the bottom of the pocket
6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
8. Controlling dimension is millimeter. Diemension in inches rounded.

Figure 7. Tape Dimensions (Inches (Millimeters))

## 74LCX32

## Reel Dimensions (Inches (Millimeters))



Figure 8.

| Tape Size | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{N}$ | W1 | W2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 mm | $13.0(330.0)$ | $0.059(1.50)$ | $0.512(13.00)$ | $0.795(20.20)$ | $2.165(55.00)$ | $0.488(12.4)$ | $0.724(18.4)$ |

ORDERING INFORMATION

| Ordering Number | Package Number | Package Description | Shipping ${ }^{\dagger}$ |
| :--- | :---: | :---: | :---: |
| 74LCX32M | SOIC14 | 14-Lead Small Outline Integrated Circuit (SOIC), <br> JEDEC MS-012, 0.150" Narrow | 1100 Units / Tube |
| 74LCX32BQX <br> (Note 5) | QFN14 | 14-Terminal Depopulated Quad Very-Thin Flat Pack <br> No Leads (DQFN), JEDEC MO-241, $2.5 \times 3.0 \mathrm{~mm}$ | 3000 Units / Tape \& Reel |
| 74LCX32MTC | TSSOP-14 WB | 14 -Lead Thin Shrink Small Outline Package (TSSOP), <br> JEDEC MO-153, 4.4 mm Wide | 2350 Units / Tube |
| 74LCX32MTCX | TSSOP-14 WB | 14-Lead Thin Shrink Small Outline Package (TSSOP), <br> JEDEC MO-153, 4.4 mm Wide | 2500 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
5. DQFN package available in Tape and Reel only.
6. Device also available in Tape and Reel. Specify by appending suffix letter " $X$ " to the ordering number.
7. All packages are lead free per JEDEC: J-STD-020B standard.

QFN14 3.0x2.5, 0.5P
CASE 510CB
ISSUE O
DATE 31 AUG 2016


## NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER

ASME Y14.5M, 2009.
D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

| DOCUMENT NUMBER: | 98AON13643G | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | QFN14 3.0X2.5, 0.5P | PAGE 1 OF |

ON Semiconductor and (ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOIC14
CASE 751EF ISSUE O


LAND PATTERN RECOMMENDATION


NOTES:
A. CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C
B. ALL DIMENSIONS ARE IN MILLIMETERS
C. DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS
D. LAND PATTERN STANDARD: SOIC127P600X145-14M
E. CONFORMS TO ASME Y14.5M, 2009

DETAILA
SCALE 16: 1

| DOCUMENT NUMBER: | 98AON13739G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC14 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS MOLD FLASH OR GATE BURRS SHALL NOT MOLD FLASH OR GATE BURRS
4. DIMENSION B DOES NOT INCLUDE

INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 4.90 | 5.10 | 0.193 | 0.200 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 | BSC | 0.026 |  |
| BSC |  |  |  |  |
| H | 0.50 | 0.60 | 0.020 | 0.024 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | BSC | 0.252 | BSC |
| M | $0{ }^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

GENERIC MARKING DIAGRAM*



| A | $=$ Assembly Location |
| :--- | :--- |
| L | $=$ Wafer Lot |
| Y | $=$ Year |
| W | $=$ Work Week |
| - | $=$ Pb-Free Package |

(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " $\bullet$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASH70246A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-14 WB | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Logic Gates category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
74HC85N NLU1G32AMUTCG NLV7SZ58DFT2G CD4068BE NL17SG32P5T5G NL17SG86DFT2G NLV14001UBDR2G
NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC32ADTR2G MC74HCT20ADTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G
NLV74HC02ADR2G 74HC32S14-13 74LS133 74LVC1G32Z-7 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7
NLV74HC08ADTR2G NLV74HC14ADR2G NLV74HC20ADR2G NLX2G86MUTCG 5962-8973601DA 74LVC2G02HD4-7
NLU1G00AMUTCG 74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G00HK3-7 74LVC2G86HK3-7
NLX1G99DMUTWG NLVVHC1G00DFT2G NLVHC1G08DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ86USG
NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7
NLV74HC02ADTR2G NLX1G332CMUTCG NL17SG86P5T5G NL17SZ05P5T5G

